| Part Number | DSSHA1 |
| Manufacturer | Maxim Integrated (https://www.analog.com/) |
| Title | Memory-Mapped SHA-1 Coprocessor |
| Description | The DSSHA1 coprocessor with 64-byte RAM is a synthesizable register transfer level (RTL) implementation of the FIPS 180-3 Secure Hash Algorithm (S... |
| Features |
♦ SHA-1 Computations Within 670 Clock Cycles (13.4µs at a Typical Frequency of 50MHz)
♦ Area Estimate is 102,256µm2 in TSMC CL018G (0.18µm Generic Process)
♦ Dedicated Hardware-Accelerated SHA-1 Engine for Generating MACs
♦ 64-Byte RAM for Message Input ♦ Five 32-Bit Registers to Read MAC Result ♦ A... |
| Datasheet | DSSHA1 pdf datasheet |
Since 2024. D4U Semiconductor.
|
Contact Us
|
Privacy Policy