DatasheetsPDF.com

SN74S38


Part Number SN74S38
Manufacturer Texas Instruments
Title QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
Description SN5438, SN54LS38, SN54S38 SN7438, SN74LS38, SN74S38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDLS105 – DECEMBER 1983 – ...
Features ND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDLS105
  – DECEMBER 1983
  – REVISED MARCH 1988
•4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN5438, SN54LS38, SN54S38 SN7438, SN74LS38, SN74S38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDLS105
  – DECEMBER 1983
  – REVISED MARCH 1988
•PO...

File Size 1.25MB
Datasheet SN74S38 PDF File








Similar Ai Datasheet

SN74S30 : SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8ĆINPUT POSITIVEĆNAND GATES SDLS099 − DECEMBER 1983 − REVISED MARCH 1988 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. •POST OFFICE BOX 655303 DALLAS, TEXAS 75265 Copyright  1988, Texas Instruments Incorporated 1 SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8ĆINPUT POSITIVEĆNAND GATES SDLS099 − DECEMBER 1983 − REVISED MARCH 1988 •2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8ĆINPUT POSITIVEĆNAND G.

SN74S32 : PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device 5962-9557401QCA Status Package Type Package Pins Package (1) Drawing Qty ACTIVE CDIP J 14 1 Eco Plan (2) TBD Lead/Ball Finish (6) A42 5962-9557401QDA ACTIVE CFP W 14 1 TBD A42 5962-9557401QDA ACTIVE CFP W 14 1 TBD A42 JM38510/30501B2A JM38510/30501B2A JM38510/30501BCA JM38510/30501BCA JM38510/30501BDA JM38510/30501BDA JM38510/30501SCA JM38510/30501SCA JM38510/30501SDA JM38510/30501SDA M38510/30501B2A M38510/30501B2A M38510/30501BCA ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE LCCC LCCC CDIP CDIP CFP CFP CDIP CDIP CFP CFP LCCC LCCC CDI.

SN74S350 : .

SN74S37 : PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device 5962-9754101Q2A Status Package Type Package Pins Package (1) Drawing Qty ACTIVE LCCC FK 20 1 Eco Plan (2) TBD Lead/Ball Finish (6) POST-PLATE MSL Peak Temp (3) N / A for Pkg Type Op Temp (°C) -55 to 125 5962-9754101QCA 5962-9754101QCA 5962-9754101QDA 5962-9754101QDA SN54LS37J SN54LS37J SN54S37J SN54S37J SN74LS37N SN74LS37N SN74LS37NSR SN74LS37NSR SN74S37D SN74S37D ACTIVE CDIP ACTIVE CDIP ACTIVE CFP ACTIVE CFP ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE CDIP CDIP CDIP CDIP PDIP PDIP SO SO SOIC SOIC J 14 1 TBD A42 N / A for Pkg Type -55 to 125 J 14 1 T.

SN74S373 : These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the ’LS373 and ’S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is .

SN74S374 : These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the ’LS373 and ’S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is .




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)