DatasheetsPDF.com

54HC166 Datasheet PDF


Part Number 54HC166
Manufacturer Texas Instruments
Title High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
Description • Buffered inputs The ’HC166 and ’HCT166 8-bit shift register is • Fanout (over temperature range) fabricated with silicon gate CMOS technolog...
Features 2 Description
• Buffered inputs The ’HC166 and ’HCT166 8-bit shift register is
• Fanout (over temperature range) fabricated with silicon gate CMOS technology. It
  – Standard outputs: 10 LSTTL Loads
  – Bus driver outputs: 15 LSTTL Loads
• Wide operating temperature range: -55℃ to 125℃
• Balanced ...

File Size 965.06KB
Datasheet 54HC166 PDF File








Similar Ai Datasheet

54HC00 : Features: 54HC00 provides x4 independent 2-input NAND gates performing the Boolean function Y = A • B or Y = A + B. The device is fabricated using a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. Internal circuitry comprises of 3 stages and includes buffered output for high noise immunity and stability. Device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. A ll inputs are equipped with protection circuits against static discharge and transient excess voltage. ƒ Output Drive Capability: 10 LSTTL Loads ƒ Low Input Current: 1µA ƒ Outputs directly interface CMOS, NMOS and TTL ƒ Operating Volt.

54HC02 : Features: The 54HC02 2-Input NOR Gate is fabricated on a .35µm advanced CMOS process combining high speed LSTTL performance with CMOS low power. The device performs the Boolean function Y = (A + B) or Y = A • B in positive logic. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. The product die size is significantly smaller than indust ry peers due to its re-design and production using a more advanced CMOS process. ƒ Output Drive Capability: 10 LSTTL Loads ƒ Low Input Current: 1µA ƒ Outputs directly interface CMOS,.

54HC03 : This device contains four independent 2-input NAND Gates with open-drain outputs. Each gate performs the Boolean function Y = A ● B in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) SN74HC03N PDIP (14) 19.30 mm × 6.40 mm SN74HC03NS SO (14) 10.20 mm × 5.30 mm SN74HC03D SOIC (14) 8.70 mm × 3.90 mm SN74HC03PW TSSOP (14) 5.00 mm × 4.40 mm SN54HC03J CDIP (14) 21.30 mm × 7.60 mm SN54HC03FK LCCC (20) 8.9 mm × 8.90 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y Functional pinout of the SN74HC03 Copyri.

54HC04A : MOTOROLA SEMICONDUCTOR TECHNICAL DATA Hex Inverter High–Performance Silicon–Gate CMOS The MC54/74HC04A is identical in pinout to the LS04 and the MC14069. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device consists of six three–stage inverters. • Output Drive Capability: 10 LSTTL Loads • Outputs Directly Interface to CMOS, NMOS and TTL • Operating Voltage Range: 2 to 6V • Low Input Current: 1µA • High Noise Immunity Characteristic of CMOS Devices • In Compliance With the JEDEC Standard No. 7A Requirements • Chip Complexity: 36 FETs or 9 Equivalent Gates LOGIC DIAGRAM 1 A1 2 Y1 3 A2 4 Y2 5 A3 9 A4 6 Y3.

54HC10 : This device contains three independent 3-input NAND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC10M SOIC (14) 8.70 mm × 3.90 mm CD74HC10E PDIP (14) 19.30 mm × 6.40 mm CD54HC10F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y Functional Pinout An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. CD74.

54HC109 :   High Speed CMOS Logic – 54HC109   Dual J-K  Flip-flop with Set and Reset in bare die form Rev 1.0 16/4/18 Descrip  tion Features: The 54HC1 09 is fabricated using a 2.5µm 5V CMOS process and has the same high speed performance of LSTTL com  bined with CMOS low power consumption. The J and K logic level at positive clock edge changes the devices out put state. Set and Reset functions are asynchronous, operating independently of the clock and executed b y a logic low on the corresponding input. Schmitt-trigger action in the clock input makes the circuit highly toler ant to slower clock rise and fall times.   ƒ High speed with clock tolerant inputs ƒ Low Input Current: 1µA ƒ Outputs dir.

54HC11 : This device contains three independent 3-input AND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC11M SOIC (14) 8.70 mm × 3.90 mm CD74HC11E PDIP (14) 19.30 mm × 6.40 mm CD54HC11F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses availability, warranty, changes, use iSnusbamfeittyD-corcituicmael anpt pFleiceadtbioancsk, 1 intellectual property m.

54HC112 : The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flipflops perform as toggle flip-flops by tying J and K high.

54HC133 : This NAND gate utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits All gates have buffered outputs All devices have high noise immunity and the ability to drive 10 LS-TTL loads The 54HC 74HC logic family is functionally as well as pin-out compatible with the standard 54LS 74LS logic family All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground Features Y Typical propagation delay 20 ns Y Wide power supply range 2 – 6V Y Low quiescent current 20 mA maximum (74HC Series) Y Low input current 1 mA maximum Y Fanout of 10 LS-TTL loads .

54HC138 : .

54HC138 : The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. PART NUMBER SN74HC138D SN74HC138DB SN74HC138N SN74HC138NS SN74HC138PW SN54HC138J SN54HC138W SN54HC138FK Device Information PACKAGE(1) BODY SIZE (NOM).

54HC139A : MOTOROLA SEMICONDUCTOR TECHNICAL DATA Dual 1-of-4 Decoder/ Demultiplexer High–Performance Silicon–Gate CMOS The MC54/74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two independent 1–of–4 decoders, each of which decodes a two–bit Address to one–of–four active–low outputs. Active–low Selects are provided to facilitate the demultiplexing and cascading functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and utilizing the Select as a data input. • Output Drive Capability: 10 LSTTL Loa.

54HC14 : This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer .

54HC14 : Features: The 54HC14 Hex Schmitt-Trigger Inverter is fabricated using a 2.5µm 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device performs the Boolean function Y = Ᾱ in positive logic. Device inputs are compatible with Standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. Schmitt-Trigger inputs transform slow input rise and fall times into sharply defined jitter-free ou  tput signals. Due to the hysteresis voltage of the Schmitt trigger, the 54HC14 is useful in noisy environments. ƒ Output Drive Capability: 10 LSTTL Loads ƒ Low Input Current: 1µA ƒ Outputs directly interface CMOS, NMOS and TTL .

54HC148 : This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of CMOS circuits as well as the speeds and output drive similar to LB-TTL This priority encoder accepts 8 input request lines 0– 7 and outputs 3 lines A0–A2 The priority encoding ensures that only the highest order data line is encoded Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry All data inputs and outputs are active at the low logic level All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground Features Y Typical pr.

54HC151 : .

54HC153 : The SNx4HC153 is a dual data selector/multiplexer containing full binary decoding to select one of four data sources. Both channels are controlled by the same address select inputs, and each channel includes its own strobe (G) input. A high level at the strobe terminal forces the repective output low. PART NUMBER SN74HC153D SN74HC153N SN74HC153NS SN74HC153PW SN54HC153J SNJ54HC153FK Device Information PACKAGE(1) BODY SIZE (NOM) SOIC (16) 9.90 mm × 3.90 mm PDIP (16) 19.31 mm × 6.35 mm SO (16) 6.20 mm × 5.30 mm TSSOP (16) 5.00 mm × 4.40 mm CDIP (16) 24.38 mm × 6.92 mm LCCC (20) 8.89 mm × 8.45 mm (1) For all available packages, see the orderable addendum at the end of the data she.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)