DatasheetsPDF.com

54HCT166 Datasheet PDF


Part Number 54HCT166
Manufacturer Texas Instruments
Title High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
Description • Buffered inputs The ’HC166 and ’HCT166 8-bit shift register is • Fanout (over temperature range) fabricated with silicon gate CMOS technolog...
Features 2 Description
• Buffered inputs The ’HC166 and ’HCT166 8-bit shift register is
• Fanout (over temperature range) fabricated with silicon gate CMOS technology. It
  – Standard outputs: 10 LSTTL Loads
  – Bus driver outputs: 15 LSTTL Loads
• Wide operating temperature range: -55℃ to 125℃
• Balanced ...

File Size 965.06KB
Datasheet 54HCT166 PDF File








Similar Ai Datasheet

54HCT00 :   High Speed CMOS TTL Input – 54HCT00   Quad 2-I nput NAND Gates with LSTTL compatible inputs in bare die form Rev 1.0 07/02/19 Descrip  tion Features: 54HCT00 p rovides x4 independent 2-input NAND gates performing the Boolean function Y = A • B or Y = A + B. The device  is fabricated using a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. Inte  rnal circuitry comprises of 3 stages and includes buffered outputs for high noise immunity and stability. Device inpu  ts directly accept both standard CMOS and LSTTL outputs. All inputs are equipped with protection circuits aga inst static discharge and transient excess voltage.   ƒ Output Drive Capability: 10.

54HCT04 : Features: The 54HCT04 Hex Inverter is fabricated using a 2.5µm 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device is commonly used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs and contains six independent inverters with standard push-pull outputs which perform the Boolean function Y = Ᾱ in positive logic. All inputs are protected against ESD and excess volt age transients. Device inputs directly accept LSTTL or CMOS. ƒ Output Drive Capability: 10 LSTTL Loads ƒ Low Input Current: 1µA ƒ Outputs directly interface CMOS, NMOS and TTL ƒ Operating Voltage Range: 4.5V to 5.5V ƒ TTL / CMOS compat.

54HCT173 : The CDx4HC173 and CDx4HCT173 contains four independent D-type flip-flops with shared clock (CP), reset (MR), and data enable (E1, E2) pins. PART NUMBER Device Information PACKAGE(1) BODY SIZE (NOM) CD54HC173F CDIP (16) 21.34 mm × 6.92 mm CD54HCT173F3A CDIP (16) 21.34 mm × 6.92 mm CD74HC173E PDIP (16) 19.31mm × 6.35 mm CD74HCT173E PDIP (16) 19.31mm × 6.35 mm CD74HC173M SOIC (16) 9.90 mm × 3.90 mm CD74HCT173M SOIC (16) 9.90 mm × 3.90 mm CD74HC173PW TSSOP (16) 5.00 mm × 4.40 mm (1) For all packages see the orderable addendum at the end of the data sheet.. Shared Control Logic One of Four D-Type Flip-Flops DQ Qx Dx R Functional Block Diagram An IMPORTANT NOTICE at the .

54HCT240 : The ’HC240 and ’HCT240 are inverting three-state buffers having two active-low output enables. The CD74HC241, ’HCT241, ’HC244 and ’HCT244 are non-inverting three-state buffers that differ only in that the 241 has one active-high and one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts. PART NUMBER CD74HC240 CD54HC240 CD74HCT240 CD54HCT240 CD74HC241 CD74HCT241 CD54HCT241 CD74HC244 CD54HC244 CD74HCT244 CD54HCT244 Package Information PACKAGE(1) BODY SIZE (NOM) M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm F (CDIP, 20) 26.92 mm × 6.92 mm M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm .

54HCT241 : The ’HC240 and ’HCT240 are inverting three-state buffers having two active-low output enables. The CD74HC241, ’HCT241, ’HC244 and ’HCT244 are non-inverting three-state buffers that differ only in that the 241 has one active-high and one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts. PART NUMBER CD74HC240 CD54HC240 CD74HCT240 CD54HCT240 CD74HC241 CD74HCT241 CD54HCT241 CD74HC244 CD54HC244 CD74HCT244 CD54HCT244 Package Information PACKAGE(1) BODY SIZE (NOM) M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm F (CDIP, 20) 26.92 mm × 6.92 mm M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm .

54HCT244 : The ’HC240 and ’HCT240 are inverting three-state buffers having two active-low output enables. The CD74HC241, ’HCT241, ’HC244 and ’HCT244 are non-inverting three-state buffers that differ only in that the 241 has one active-high and one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts. PART NUMBER CD74HC240 CD54HC240 CD74HCT240 CD54HCT240 CD74HC241 CD74HCT241 CD54HCT241 CD74HC244 CD54HC244 CD74HCT244 CD54HCT244 Package Information PACKAGE(1) BODY SIZE (NOM) M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm F (CDIP, 20) 26.92 mm × 6.92 mm M (SOIC, 20) 12.80 mm × 7.50 mm E (PDIP, 20) 25.40 mm × 6.35 mm .

54HCT245 : The SNx4HCT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The controlfunction implementation minimizes external timing requirements. The SNx4HCT245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the directioncontrol (DIR) input. The output-enable ( OE) input can be used to disable the device so that the buses are effectively isolated. PART NUMBER Device Information PACKAGE(1) BODY SIZE (NOM) J (CDIP, 20) 24.20 mm × 6.92 mm SN54HCT245 FK (LCCC, 20) 8.89 mm × 8.89 mm W (CFP, 20) 13.09 mm × 6.92 mm DW (SOIC, 20) 12.80 mm × 7.50 mm N (PDIP, 20) 24.33 .

54HCT30 : .

54HCT32 : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

54HCT367 : The ’HC367, ’HCT367, ’HC368, and CD74HCT368 silicon gate CMOS three-state buffers are general purpose high-speed non-inverting and inverting buffers. The ’HC367 and ’HCT367 are non-inverting buffers, whereas the ’HC368 and CD74HCT368 are inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs. PART NUMBER Device Information PACKAGE(1) BODY SIZE (NOM) CD74HC367M SOIC (16) 9.90 mm × 3.90 mm CD74HC368M SOIC (16) 9.

54HCT368 : The ’HC367, ’HCT367, ’HC368, and CD74HCT368 silicon gate CMOS three-state buffers are general purpose high-speed non-inverting and inverting buffers. The ’HC367 and ’HCT367 are non-inverting buffers, whereas the ’HC368 and CD74HCT368 are inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs. PART NUMBER Device Information PACKAGE(1) BODY SIZE (NOM) CD74HC367M SOIC (16) 9.90 mm × 3.90 mm CD74HC368M SOIC (16) 9.

54HCT373 : ordering information The ’HCT373 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs. CD54HCT373 F PACKAGE CD74HCT373 E OR M PACKAGE (TOP VIEW) OE 1 1Q 2 1D 3 2D 4 2Q 5 3Q 6 3D 7 4D 8 4Q 9 GND 10 20 VCC 19 8Q 18 8D 17 7D 16 7Q 15 6Q 14 6D 13 5D 12 5Q 11 LE A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and .

54HCT374 : • Buffered Inputs • Common Three-State Output Enable Control • Three-State Outputs • Bus Line Driving Capability • Typical Propagation Delay (Clock to Q) = 15ns at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2-V to 6-V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5-V to 5.5-V Operation - Direct LSTTL Input Logic Compatibility, VIL.

54HCT377 : ordering information These devices are positive-edge-triggered D-type flip-flops. The ’HCT377 devices are similar to the ’HCT273 devices, but feature a latched clock-enable (CLKEN) input instead of a common clear. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. These devices are designed to prevent false clocking by transitions at CLKEN. ORDERING INFORM.

54HCT390 : • Two BCD Decade or Bi-Quinary Counters • One Package Can Be Configured to Divide-by-2, 4, 5,10, 20, 25, 50 or 100 • Two Master Reset Inputs to Clear Each Decade Counter Individually • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH.

54HCT393 : • Fully Static Operation • Buffered Inputs • Common Reset • Negative-Edge Clocking • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC393 and ’HCT393 are 4-stage ri.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)