DatasheetsPDF.com

UPD17P204 Datasheet PDF

NEC
Part Number UPD17P204
Manufacturer NEC
Title 4-BIT SINGLE-CHIP MICROCONTROLLER WITH STATIC RAM AND 3-CHANNEL TIMER FOR INFRARED REMOTE CONTROLLER
Description µPD17P203A and µPD17P204 are variations of µPD17203A and µPD17204 respectively and are equipped with a one-time PROM instead of an internal mask R...
Features
• 17K architecture: General-purpose register format
• Pin-compatible (except for PROM programming function): µPD17P203A with µPD17203A µPD17P204 with µPD17204
• Internal one-time PROM: 4096 x 16 bits (µPD17P203A) 7936 x 16 bits (µPD17P204)
• Static RAM: 16 Kbits (µPD17P203A) 8 Kbits (µPD17P204)
• P...

File Size 212.31KB
Datasheet PDF File UPD17P204 PDF File


UPD17P204 UPD17P204 UPD17P204




Similar Ai Datasheet

UPD17P005 : .

UPD17P068 : DATA SHEET MOS INTEGRATED CIRCUIT µ PD17P068 4-BIT SINGLE-CHIP MICROCONTROLLER WITH ON-CHIP HARDWARE FOR TV SYSTEMS The µPD17P068 is a one-time PROM version of the µ PD17068 that has on-chip mask ROM. The µ PD17P068, which can be programmed only once, is suited for testing during development of µ PD17068 systems and limited production runs. Use this data sheet together with µ PD17068 documents. The µPD17P068 does not provide a level of reliability intended for mass production of the customer's products. Use it only for functional evaluation when experimenting or doing product trial tests. FEATURES • Compatible with the µPD17068 • One-time PROM : 12160 × 16 bits • Operating voltage : VD.

UPD17P103 : w w a D . w S a t e e h U 4 t m o .c w w w .D t a S a e h t e U 4 .c m o w w w .D a t a e h S 4 t e U . m o c .

UPD17P104 : w w a D . w S a t e e h U 4 t m o .c w w w .D t a S a e h t e U 4 .c m o w w w .D a t a e h S 4 t e U . m o c .

UPD17P107 : w w a D . w S a t e e h U 4 t m o .c w w w .D t a S a e h t e U 4 .c m o w w w .D a t a e h S 4 t e U . m o c .

UPD17P108 : w w a D . w S a t e e h U 4 t m o .c w w w .D t a S a e h t e U 4 .c m o w w w .D a t a e h S 4 t e U . m o c .

UPD17P132 : . When using the µPD17120, 17132, and 17P132, please change the readings to OSC1, OSC0 and fCC. TABLE OF CONTENTS CHAPTER 1 GENERAL ... 1.1 1.2 1.3 1.4 FUNCTION LIST .... ORDERING INFORMATION ... BLOCK DIAGRAM . PIN CONFIGURATION (Top View) ..

UPD17P133 : . When using the µPD17120, 17132, and 17P132, please change the readings to OSC1, OSC0 and fCC. TABLE OF CONTENTS CHAPTER 1 GENERAL ... 1.1 1.2 1.3 1.4 FUNCTION LIST .... ORDERING INFORMATION ... BLOCK DIAGRAM . PIN CONFIGURATION (Top View) ..

UPD17P134A : Change of name µPD1713XA to µPD17134A subseries Correction of (2) Program memory write/verify mode in 1.4 PIN CONFIGURATION Change of Figure 3-2 Value of Program Counter after Instruction Partial correction of 3.2.2 On Execution of Branch Instruction (BR) Partial correction of 3.2.3 On During Execution of Subroutine Call Change of CHAPTER 4 PROGRAM MEMORY (ROM) Partial correction of Figure 5-1 Data Memory Configuration Change of CHAPTER 6 STACK Partial correction of 7.2.2 Address Register Functions Change of 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (MEMORY POINTER: MP) Partial change of 7.6.2 Functions of General Register Pointer Partial change of 7.7.1 Program Status Word.

UPD17P135A : Change of name µPD1713XA to µPD17134A subseries Correction of (2) Program memory write/verify mode in 1.4 PIN CONFIGURATION Change of Figure 3-2 Value of Program Counter after Instruction Partial correction of 3.2.2 On Execution of Branch Instruction (BR) Partial correction of 3.2.3 On During Execution of Subroutine Call Change of CHAPTER 4 PROGRAM MEMORY (ROM) Partial correction of Figure 5-1 Data Memory Configuration Change of CHAPTER 6 STACK Partial correction of 7.2.2 Address Register Functions Change of 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (MEMORY POINTER: MP) Partial change of 7.6.2 Functions of General Register Pointer Partial change of 7.7.1 Program Status Word.

UPD17P136A : Change of name µPD1713XA to µPD17134A subseries Correction of (2) Program memory write/verify mode in 1.4 PIN CONFIGURATION Change of Figure 3-2 Value of Program Counter after Instruction Partial correction of 3.2.2 On Execution of Branch Instruction (BR) Partial correction of 3.2.3 On During Execution of Subroutine Call Change of CHAPTER 4 PROGRAM MEMORY (ROM) Partial correction of Figure 5-1 Data Memory Configuration Change of CHAPTER 6 STACK Partial correction of 7.2.2 Address Register Functions Change of 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (MEMORY POINTER: MP) Partial change of 7.6.2 Functions of General Register Pointer Partial change of 7.7.1 Program Status Word.

UPD17P137A : Change of name µPD1713XA to µPD17134A subseries Correction of (2) Program memory write/verify mode in 1.4 PIN CONFIGURATION Change of Figure 3-2 Value of Program Counter after Instruction Partial correction of 3.2.2 On Execution of Branch Instruction (BR) Partial correction of 3.2.3 On During Execution of Subroutine Call Change of CHAPTER 4 PROGRAM MEMORY (ROM) Partial correction of Figure 5-1 Data Memory Configuration Change of CHAPTER 6 STACK Partial correction of 7.2.2 Address Register Functions Change of 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (MEMORY POINTER: MP) Partial change of 7.6.2 Functions of General Register Pointer Partial change of 7.7.1 Program Status Word.

UPD17P149 : .

UPD17P203A : µPD17P203A and µPD17P204 are variations of µPD17203A and µPD17204 respectively and are equipped with a one-time PROM instead of an internal mask ROM. µPD17P203A and µPD17P204 are suitable for evaluating a program when developing µPD17203A and µPD17204 systems respectively because the program can be written by the user. When reading this document, also refer to the µPD17203A and µPD17204 Data Sheets. FEATURES • 17K architecture: General-purpose register format • Pin-compatible (except for PROM programming function): µPD17P203A with µPD17203A µPD17P204 with µPD17204 • Internal one-time PROM: 4096 x 16 bits (µPD17P203A) 7936 x 16 bits (µPD17P204) • Static RAM: 16 Kbits (µPD17P203A) 8 Kbits (.

UPD17P207 : µPD17P207 is a variation of µPD17207 and is equipped with a one-time PROM instead of an internal mask ROM. µPD17P207 is suitable for evaluating program when developing a µPD17201A and 17207 systems because program can be written by the user. When reading this document, also refer to the µPD17201A, 17207 documents. FEATURES • 17K architecture: General-purpose register format • Pin-compatible with µ PD17201A, 17207 except PROM programming functiom • Internal one-time PROM: 4096 × 16 bits • Supply voltage: 2.5 to 5.5 V (at fX = 4 MHz, TA = –20 to +75°C) 2.4 to 5.5 V (at fX = 4 MHz, TA = –20 to +60°C) 2.0 to 5.5 V (at fXT = 32.768 kHz, TA = –20 to +75°C) ORDERING INFORMATION Package 80-pin p.

UPD17P218 : The µPD17P218 is a model of the µPD17218 with a one-time PROM instead of an internal mask ROM. Since the user can write programs to the µPD17P218, it is ideal for experimental production or small-scale production of the µPD17215, 17216, 17217 or 17218 systems. When reading this document, also read the documents related to the µPD17215, 17216, 17217 and 17218. Detailed functions are described in the following user’s manual. Read this manual when designing your system. 5 µPD172×× Series User’s Manual: IEU-1317 FEATURES • Pin compatible with µPD17215, 17216, 17217 and 17218 (except PROM programming function) • Carrier generator circuit for infrared remote controller (REM output) • 17K archite.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)