DatasheetsPDF.com

74VCXH162240 Datasheet PDF


Part Number 74VCXH162240
Manufacturer Fairchild Semiconductor
Title Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold and 26 Series Resistors in Outputs
Description The VCXH162240 contains sixteen inverting buffers with 3STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented...
Features s 1.65V
  –3.6V VCC supply operation s 3.6V tolerant control inputs and outputs s Bushold on data inputs eliminating the need for external pull-up/pull-down resistors s 26Ω series resistors in outputs s tPD 3.3 ns max for 3.0V to 3.6V VCC 3.8 ns max for 2.3V to 2.7V VCC 7.6 ns max for 1.65V to 1.95V VC...

File Size 87.96KB
Datasheet 74VCXH162240 PDF File








Similar Ai Datasheet

74VCXH162244 : The VCXH162244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. . The VCXH162244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level The 74VCXH162244 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitter.

74VCXH162373 : The VCXH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state. The VCXH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level. The VCXH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line n.

74VCXH162374 : The VCXH162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 16-bit operation. The VCXH162374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level. The 74VCXH162374 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters. The 74VCXH162374 is designed for .

74VCXH16240 : The VCXH16240 contains sixteen inverting buffers with 3STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The VCXH16240 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating inputs at a valid logic level. The 74VCXH16240 is designed for low voltage (1.65V to 3.6V) VCC applications with output capability up to 3.6V. The 74VCXH16240 is fabricated with an advanced CMOS technology to achieve high speed operation while mai.

74VCXH16240 : www.DataSheet4U.com 74VCXH16240 Low−Voltage 1.8/2.5/3.3V 16−Bit Buffer With 3.6 V −Tolerant Inputs and Outputs (3−State, Inverting) The 74VCXH16240 is an advanced performance, inverting 16−bit buffer. It is designed for very high−speed, very low−power operation in 1.8 V, 2.5 V or 3.3 V systems. When operating at 2.5 V (or 1.8 V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3 V busses. It is guaranteed to be overvoltage tolerant to 3.6 V. The 74VCXH16240 is nibble controlled with each nibble functioning identically, but independently. The control pins may be tied together to obtain full 16−bit operation. The 3−state outputs are.

74VCXH16244 : The VCXH16240 contains sixteen inverting buffers with 3STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The VCXH16240 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating inputs at a valid logic level. The 74VCXH16240 is designed for low voltage (1.65V to 3.6V) VCC applications with output capability up to 3.6V. The 74VCXH16240 is fabricated with an advanced CMOS technology to achieve high speed operation while mai.

74VCXH16244 : www.DataSheet4U.com 74VCXH16244 Low−Voltage 1.8/2.5/3.3V 16−Bit Buffer With 3.6 V−Tolerant Inputs and Outputs (3−State, Non−Inverting) The 74VCXH16244 is an advanced performance, non−inverting 16−bit buffer. It is designed for very high−speed, very low−power operation in 1.8 V, 2.5 V or 3.3 V systems. When operating at 2.5 V (or 1.8 V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3 V busses. It is guaranteed to be overvoltage tolerant to 3.6 V. The 74VCXH16244 is nibble controlled with each nibble functioning identically, but independently. The control pins may be tied together to obtain full 16−bit operation. The 3−state outp.

74VCXH16245 : The VCXH16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The VCXH16244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level. The 74VCXH16244 is designed for low voltage (1.65V to 3.6V) VCC applications with output capability up to 3.6V. The 74VCXH16244 is fabricated with an advanced CMOS technology to achieve high speed operatio.

74VCXH162835 : The VCXF162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow is controlled by output-enable (OE), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (In) to Outputs (On) on a Positive Edge Transition of the Clock. When OE is LOW, the output data is enabled. When OE is HIGH the output port is in a high impedance state. The VCXF162835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications s.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)