A3S12D30ETP is a 4-bank x 16,777,216-word x 8-bit, A3S12D40ETP is a 4-bank x 8,388,608-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output .
- Vdd=Vddq=2.5V+0.2V (for speed grade -6, 7.5) - Vdd=Vddq=2.6V+0.1V (for speed grade -5) - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each positive CLK edge; - data and data mask referenced to both edges of DQS - Four internal banks for concurrent opertation - 4 bank operation controlled by BA0, BA1 (Bank Address) - /CAS latency- 2.0/2.5/3.0 (programmable) - Burst length.
Similar Product
No. | Part # | Manufacture | Description | Datasheet |
---|---|---|---|---|
1 | A3S12D30ETP |
Powerchip |
512Mb DDR SDRAM | |
2 | A3S28D30FTP |
Zentel |
128M Double Data Rate Synchronous DRAM | |
3 | A3S28D40FTP |
Zentel |
128M Double Data Rate Synchronous DRAM | |
4 | A3S28D40JTP |
Zentel |
128M Double Data Rate Synchronous DRAM | |
5 | A3S56D30ETP |
Zentel |
(A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM |