54AC16823, 74AC16823
18-BIT BUS INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS243A – APRIL 1991 – REVISED APRIL 1996
D ...
54AC16823, 74AC16823
18-BIT BUS INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS243A – APRIL 1991 – REVISED APRIL 1996
D Members of the Texas Instruments
Widebus ™ Family
D Provides Extra Data Width Necessary for
Wider Address/Data Paths or Buses With Parity
D Flow-Through Architecture Optimizes
PCB Layout
D Distributed VCC and GND Pin Configuration
Minimizes High-Speed Switching Noise
D EPIC ™ (Enhanced-Performance Implanted
CMOS) 1-µm Process
D 500-mA Typical Latch-Up Immunity
at 125°C
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin Spacings
description
These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.
The ’AC16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.
54AC16823 . . . WD PACKAGE 74AC16823 . . . DL PACKAGE
(TOP VIEW)
1CLR 1OE 1Q1 GND 1Q2 1Q3 VCC 1Q4 1Q5 1Q6 GND 1Q7 1Q8 1Q9 2Q1 2Q2 2Q3 GND 2Q4 2Q5 2Q6 VCC 2Q7 2Q8...