DatasheetsPDF.com

74ACT02 Datasheet

Part Number 74ACT02
Manufacturers Fairchild Semiconductor
Logo Fairchild Semiconductor
Description Quad 2-Input NOR Gate
Datasheet 74ACT02 Datasheet74ACT02 Datasheet (PDF)

74AC02, 74ACT02 — Quad 2-Input NOR Gate January 2008 74AC02, 74ACT02 Quad 2-Input NOR Gate Features ■ ICC reduced by 50% on 74AC02 only ■ Outputs source/sink 24mA ■ ACT02 has TTL-compatible inputs General Description The AC02/ACT02 contains four, 2-input NOR gates. Ordering Information Package Order Number Number Package Description 74AC02SC 74AC02SJ 74AC02MTC 74AC02PC 74ACT02SC 74ACT02MTC M14A M14D MTC14 N14A M14A MTC14 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.1.

  74ACT02   74ACT02






Part Number 74ACT02
Manufacturers STMicroelectronics
Logo STMicroelectronics
Description QUAD 2-INPUT NOR GATE
Datasheet 74ACT02 Datasheet74ACT02 Datasheet (PDF)

74ACT02 QUAD 2-INPUT NOR GATE s HIGH SPEED: tPD = 5ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 2µA(MAX.) at TA=25°C s COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.), VIL = 0.8V (MAX.) s 50Ω TRANSMISSION LINE DRIVING CAPABILITY DIP SOP TSSOP s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) s BALANCED PROPAGATION DELAYS: )tPLH ≅ tPHL t(ss OPERATING VOLTAGE RANGE: cVCC (OPR) = 4.5V to 5.5V us PIN AND FUNCTION COMPATIBLE WITH d74 SERIES 02 ros IMPROVED LATCH-UP IMMUNITY PDES.

  74ACT02   74ACT02







Quad 2-Input NOR Gate

74AC02, 74ACT02 — Quad 2-Input NOR Gate January 2008 74AC02, 74ACT02 Quad 2-Input NOR Gate Features ■ ICC reduced by 50% on 74AC02 only ■ Outputs source/sink 24mA ■ ACT02 has TTL-compatible inputs General Description The AC02/ACT02 contains four, 2-input NOR gates. Ordering Information Package Order Number Number Package Description 74AC02SC 74AC02SJ 74AC02MTC 74AC02PC 74ACT02SC 74ACT02MTC M14A M14D MTC14 N14A M14A MTC14 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. Connection Diagram Logic Symbol IEEE/IEC Pin Description Pin Names An, Bn On Description Inputs Outputs ©1988 Fairchild Semiconductor Corporation 74AC02, 74ACT02 Rev. 1.5.1 www.fairchildsemi.com 74AC02, 74ACT02 — Quad 2-Input NOR Gate Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these level.


2017-01-14 : APM4947K    APM4925K    APM4910K    TOP225YN    TOP224YN    TOP223YN    T24C64A    T24C32A    74AC05    74ACT05   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)