54ACT16544, 74ACT16544
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS161A – AUGUST 1990 – REVISED APRIL 1996
...
54ACT16544, 74ACT16544
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCAS161A – AUGUST 1990 – REVISED APRIL 1996
D Members of the Texas Instruments
Widebus™ Family
D Inputs Are TTL-
Voltage Compatible D 3-State Inverted Outputs D Flow-Through Architecture Optimizes
PCB Layout
D Distributed VCC and GND Pin Configuration
Minimizes High-Speed Switching Noise
D EPIC™ (Enhanced-Performance Implanted
CMOS) 1-µm Process
D 500-mA Typical Latch-Up Immunity at
125°C
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings
description
The ’ACT16544 are 16-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. They can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.
The A-to-B enable (CEAB) input must be low to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition at LEAB puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.
54ACT16544 . . . WD PACKAGE 74ACT16544 . . . DL PACKAGE
(TOP VIEW)
1OEAB 1LEAB 1CEAB
GND 1A...