DatasheetsPDF.com

74ALVC08 Datasheet

Part Number 74ALVC08
Manufacturers Fairchild Semiconductor
Logo Fairchild Semiconductor
Description Low Voltage Quad 2-Input AND Gate
Datasheet 74ALVC08 Datasheet74ALVC08 Datasheet (PDF)

74ALVC08 Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs and Outputs September 2001 Revised February 2002 74ALVC08 Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs and Outputs General Description The ALVC08 contains four 2-input AND gates. This product is designed for low voltage (1.65V to 3.6V) VCC applications with I/O compatibility up to 3.6V The ALVC08 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power diss.

  74ALVC08   74ALVC08






Part Number 74ALVC08
Manufacturers nexperia
Logo nexperia
Description Quad 2-input AND gate
Datasheet 74ALVC08 Datasheet74ALVC08 Datasheet (PDF)

74ALVC08 Quad 2-input AND gate Rev. 4 — 30 April 2021 Product data sheet 1. General description The 74ALVC08 is a quad 2-input AND gate. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times. 2. Features and benefits • Wide supply volt.

  74ALVC08   74ALVC08







Low Voltage Quad 2-Input AND Gate

74ALVC08 Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs and Outputs September 2001 Revised February 2002 74ALVC08 Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs and Outputs General Description The ALVC08 contains four 2-input AND gates. This product is designed for low voltage (1.65V to 3.6V) VCC applications with I/O compatibility up to 3.6V The ALVC08 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation. Features s 1.65V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD 2.9 ns max for 3.0V to 3.6V VCC 3.2 ns max for 2.3V to 2.7V VCC 5.3 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Uses patented Quiet Series noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model > 250V Ordering Code: Order Number 74ALVC08M 74ALVC08MTC Package Number M14A MTC14 Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol IEEE/IEC Connection Diagram Pin Descriptions Pin Names An , Bn On Description Inputs Outputs Quiet Series is a trademark of Fairchild Semiconductor Corporation. © 2002 Fairchild Semiconductor Corporation DS500644 www.fairc.


2005-04-03 : STK4110    STK4111    STK4112    4511    4511B    FQ08E    2SC4491    2SC4492    2SC4493    2SC4495   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)