DatasheetsPDF.com

74ALVC125 Datasheet

Part Number 74ALVC125
Manufacturers nexperia
Logo nexperia
Description Quad buffer/line driver
Datasheet 74ALVC125 Datasheet74ALVC125 Datasheet (PDF)

74ALVC125 Quad buffer/line driver; 3-state Rev. 4 — 30 April 2021 Product data sheet 1. General description The 74ALVC125 is a quad non-inverting buffer/line driver with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH on the nOE pin causes the outputs to assume a high-impedance OFF-state. 2. Features and benefits • Wide supply voltage range from 1.65 V to 3.6 V • 3.6 V tolerant inputs/outputs • CMOS low power consumption • Direct interface wit.

  74ALVC125   74ALVC125






Part Number 74ALVC125
Manufacturers NXP
Logo NXP
Description Quad buffer/line driver
Datasheet 74ALVC125 Datasheet74ALVC125 Datasheet (PDF)

INTEGRATED CIRCUITS DATA SHEET 74ALVC125 Quad buffer/line driver; 3-state Product specification 2002 Nov 18 Philips Semiconductors Product specification Quad buffer/line driver; 3-state FEATURES • Wide supply voltage range from 1.65 to 3.6 V • Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V) • 3.6 V tolerant inputs/outputs • CMOS low power consumption • Direct interface with TTL levels (2.7 to 3.6 V) • Power-down mode • Latch-up perfor.

  74ALVC125   74ALVC125







Quad buffer/line driver

74ALVC125 Quad buffer/line driver; 3-state Rev. 4 — 30 April 2021 Product data sheet 1. General description The 74ALVC125 is a quad non-inverting buffer/line driver with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH on the nOE pin causes the outputs to assume a high-impedance OFF-state. 2. Features and benefits • Wide supply voltage range from 1.65 V to 3.6 V • 3.6 V tolerant inputs/outputs • CMOS low power consumption • Direct interface with TTL levels (2.7 V to 3.6 V) • Power-down mode • Latch-up performance exceeds 250 mA • Complies with JEDEC standards: • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.3 V to 2.7 V) • JESD8B (2.7 V to 3.6 V) • ESD protection: • MM JESD22-A115-A exceeds 200 V • HBM JESD22-A114E exceeds 2000 V • Multiple package options • Specified from -40 °C to +85 °C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description 74ALVC125D -40 °C to +85 °C SO14 plastic small outline package; 14 leads; body width 3.9 mm 74ALVC125PW -40 °C to +85 °C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm 74ALVC125BQ -40 °C to +85 °C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm Version SOT108-1 SOT402-1 SOT762-1 Nexperia 4. Functional diagram 2 1A 1Y 3 1 1OE 5 2A 2Y 6 4 2OE 9 3A 3Y 8 10 3OE 12 4A 4Y 11 13 4OE Fig. 1. Logic symbol m.


2019-07-25 : 74LVC1G16    74LVC1G34    74LVC1G126    74LVC1GU04    74ABT16245B    74ALVC164245    74AUP1T34    74AUP1T17    PH9496NL    74ABT16244A   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)