DatasheetsPDF.com

74AUP1G09-Q100 Datasheet

Part Number 74AUP1G09-Q100
Manufacturers nexperia
Logo nexperia
Description Low-power 2-input AND gate
Datasheet 74AUP1G09-Q100 Datasheet74AUP1G09-Q100 Datasheet (PDF)

74AUP1G09-Q100 Low-power 2-input AND gate with open-drain Rev. 3 — 14 January 2022 Product data sheet 1. General description The 74AUP1G09-Q100 is a single 2-input AND gate with open-drain output. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The .

  74AUP1G09-Q100   74AUP1G09-Q100






Low-power 2-input AND gate

74AUP1G09-Q100 Low-power 2-input AND gate with open-drain Rev. 3 — 14 January 2022 Product data sheet 1. General description The 74AUP1G09-Q100 is a single 2-input AND gate with open-drain output. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C • Wide supply voltage range from 0.8 V to 3.6 V • CMOS low power dissipation • High noise immunity • Overvoltage tolerant inputs to 3.6 V • Low static power consumption; ICC = 0.9 μA (maximum) • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Low noise overshoot and undershoot < 10 % of VCC • IOFF circuitry provides partial Power-down mode operation • Complies with JEDEC standards: • JESD8-12 (0.8 V to 1.3 V) • JESD8-11 (0.9 V to 1.65 V) • JESD8-7 (1.65 V to 1.95 V) • JESD8-5 (2.3 V to 2.7 V) • JESD8C (2.7 V to 3.6 V) • ESD protect.


2019-07-29 : AXLH222P025ED    LT8643S    74AHC1GU04-Q100    74AHC3GU04-Q100    74AHCT240-Q100    BSS84AKM    PMEG045T030EPD    74AHCU04-Q100    74ALVC00-Q100    74ALVC125-Q100   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)