DatasheetsPDF.com

74AUP2G14

Diodes

DUAL SCHMITT TRIGGER INVERTERS

74AUP2G14 DUAL SCHMITT TRIGGER INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed f...


Diodes

74AUP2G14

File Download Download 74AUP2G14 Datasheet


Description
74AUP2G14 DUAL SCHMITT TRIGGER INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G14 is composed of two Schmitt trigger inverters with standard push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the Pin Assignments NEW PRODUCT output preventing damaging current backflow when the device is powered down. The gates perform the positive Boolean function: Y=A Features Advanced Ultra Low Power (AUP) CMOS Supply Voltage Range from 0.8V to 3.6V ± 4mA Output Drive at 3.0V Low Static power consumption ICC < 0.9µA Low Dynamic Power Consumption CPD = 4pF Typical at 3.6V Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. IOFF Supports Partial-Power-Down Mode Operation ESD Protection per JESD 22 ƒ ƒ ƒ Exceeds 200-V Machine Model (A115) Exceeds 2000-V Human Body Model (A114) Exceeds 1000-V Charged Device Model (C101) Applications Suited for battery and low power needs Wide array of products such as: ƒ ƒ ƒ ƒ ƒ ƒ PCs, networking, notebooks, netbooks, PDAs Tablet Computers, E-readers Computer peripherals, hard drives, CD/DVD ROM TV, DVD, DVR, set top box Cell Phones, Personal Navigation / GPS MP3 players ,Cameras, Video Recorders Latch-Up Exceeds 100mA per JESD 7...




Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)