74LV74-Q100
Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 2 — 24 March 2021
Product data sheet...
74LV74-Q100
Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 2 — 24 March 2021
Product data sheet
1. General description
The 74LV74-Q100 is a dual positive edge triggered D-type flip-flop with individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the nQ output. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
voltages in excess VCC.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply
voltage range from 1.0 V to 5.5 V Optimized for low
voltage applications from 1.0 V to 3.6 V
CMOS low power dissipation Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Direct interface with TTL levels (2.7 V to 3.6 V) ESD protection:
MIL-STD-833, method 3015 exceeds 2000 V HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74LV74D-Q100 -40 °C to +125 °C SO14
74LV74PW-Q100 -40 °C to +1...