DatasheetsPDF.com

74LVT640 Datasheet

Part Number 74LVT640
Manufacturers nexperia
Logo nexperia
Description Octal transceiver
Datasheet 74LVT640 Datasheet74LVT640 Datasheet (PDF)

74LVT640 3.3 V Octal transceiver with direction pin; inverting; 3-state Rev. 4 — 23 February 2021 Product data sheet 1. General description The 74LVT640 is an 8-bit inverting transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs 2. Features and benefits • 3-stat.

  74LVT640   74LVT640






Part Number 74LVT640
Manufacturers NXP
Logo NXP
Description 3.3V Octal transceiver
Datasheet 74LVT640 Datasheet74LVT640 Datasheet (PDF)

INTEGRATED CIRCUITS 74LVT640 3.3V Octal transceiver with direction pin; inverting (3-State) Product specification Supersedes data of 1996 Oct 01 IC23 Data Handbook 1998 Feb 19 Philips Semiconductors Philips Semiconductors Product specification 3.3V Octal transceiver with direction pin; inverting (3-State) 74LVT640 FEATURES • Octal bidirectional bus interface • 3-State buffers • Output capability: +64mA/-32mA • TTL input and output switching levels • Input and output interface capability .

  74LVT640   74LVT640







Octal transceiver

74LVT640 3.3 V Octal transceiver with direction pin; inverting; 3-state Rev. 4 — 23 February 2021 Product data sheet 1. General description The 74LVT640 is an 8-bit inverting transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs 2. Features and benefits • 3-state buffers • Wide supply voltage range from 2.7 to 3.6 V • Overvoltage tolerant inputs to 5.5 V • BiCMOS high speed and output drive • Direct interface with TTL levels • IOFF circuitry provides partial Power-down mode operation • Octal bidirectional bus interface • Input and output interface capability to systems at 5 V supply • Output capability: +64 mA and -32 mA • Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs • Live insertion/extraction permitted • Power-up 3-state • No bus current loading when output is tied to 5 V bus • Latch-up performance exceeds 500 mA per JESD 78 Class II Level B • Complies with JEDEC standards • JESD8C (2.7 V to 3.6 V) • ESD protection: • MIL STD 883 method 3015: exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • Specified from -40 °C to +85 °C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name 74LVT640D -40 °C to +85 °C SO20 74LVT640PW -40 °C to +85 °C TSSOP20 Desc.


2019-07-25 : 74LVC1G16    74LVC1G34    74LVC1G126    74LVC1GU04    74ABT16245B    74ALVC164245    74AUP1T34    74AUP1T17    PH9496NL    74ABT16244A   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)