9DML0441 Datasheet | IDT





[Recommendation Datasheet]

9DML0441 Datasheet PDF

Part Number 9DML0441
Description 2:4 3.3V PCIe Clock Mux
Manufacture IDT
Total Page 10 Pages
PDF Download Download 9DML0441 Datasheet

Features: Datasheet pdf 2:4 3.3V PCIe Clock Mux 9DML0441 / 9DML 0451 DATASHEET Description The 9DML04 41 / 9DML0451 devices are 3.3V members of IDT's Full-Featured PCIe family. The y support PCIe Gen1-4 Common Clocked (C C), Separate Reference no Spread (SRnS) , and Separate Reference Independent Sp read (SRIS) architectures. The parts pr ovide a choice of asynchronous and glit ch-free switching modes, and offer a ch oice of integrated output terminations for direct connection to 85 or 100ï — transmission lines. The 9DML04P1 can be factory programmed with a user-defin ed power-up default configuration. Typi cal Applications Servers, ATCA, ATE, St orage, Master/Slave applications Output Features • Four 1–200MHz Low-Power HCSL (LP-HCSL) DIF pairs • 9DML0441 default ZOUT = 100 • 9DML0451 defa ult ZOUT = 85 • 9DML04P1 factory p rogrammable defaults • See AN-891 for easy termination to other logic levels Block Diagram ^OE(3:0)# DIF_INA# DIF _INA DIF_INB# DIF_INB vSW_MODE ^SEL_A_B# VDDR3.3 x2 4 Feature.

Keywords: 9DML0441, datasheet, pdf, IDT, 2:4, 3.3V, PCIe, Clock, Mux, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

9DML0441 Datasheet
2:4 3.3V PCIe Clock Mux
9DML0441 / 9DML0451
DATASHEET
Description
The 9DML0441 / 9DML0451 devices are 3.3V members of
IDT's Full-Featured PCIe family. They support PCIe Gen1-4
Common Clocked (CC), Separate Reference no Spread
(SRnS), and Separate Reference Independent Spread
(SRIS) architectures. The parts provide a choice of
asynchronous and glitch-free switching modes, and offer a
choice of integrated output terminations for direct connection
to 85 or 100 transmission lines. The 9DML04P1 can be
factory programmed with a user-defined power-up default
configuration.
Typical Applications
Servers, ATCA, ATE, Storage, Master/Slave applications
Output Features
• Four 1–200MHz Low-Power HCSL (LP-HCSL) DIF pairs
• 9DML0441 default ZOUT = 100
• 9DML0451 default ZOUT = 85
• 9DML04P1 factory programmable defaults
• See AN-891 for easy termination to other logic levels
Block Diagram
^OE(3:0)#
DIF_INA#
DIF_INA
DIF_INB#
DIF_INB
vSW_MODE
^SEL_A_B#
VDDR3.3 x2
4
Features
• Direct connection to 100 (xx41) or 85 (xx51)
transmission lines saves up to 16 resistors
• 79mW typical power consumption
• Spread Spectrum (SS) compatible
• Factory programmed P1 device allows exact optimization
to customer requirements:
• Control input polarity
• Control input pull up/downs
• Slew rate for each output
• Differential output amplitude
• Output impedance for each output
• OE# pins for each output
• HCSL-compatible differential inputs; can be driven by
common clock source
• Selectable asynchronous or glitch-free switching; allows
the mux to be selected at power-up even if both inputs are
not running, then transition to glitch-free switching mode
• Space saving 4 × 4 mm 24-VFQFPN
Key Specifications
• PCIe Gen1–4 CC compliant
• PCIe Gen2–3 SRIS compliant
• Output-to-output skew < 50ps
• PCIe Gen4 additive phase jitter is < 0.1 ps rms
• 12kHz–20MHz additive phase jitter 285fs rms typical
at156.25MHz
VDD3.3
DIF3#
DIF3
A DIF2#
B DIF2
DIF1#
DIF1
DIF0#
DIF0
GNDR x2 EPAD/GND GND
Note: Resistors default to internal on xx41/xx51 devices. P1 devices have programmable default impedances on an output-by-output basis.
9DML0441 / 9DML0451 AUGUST 27, 2018
1
©2018 Integrated Device Technology, Inc.

9DML0441 Datasheet
9DML0441 / 9DML0451 DATASHEET
Pin Configuration
DIF_INA 1
DIF_INA# 2
VDDR3.3 3
VDDR3.3 4
DIF_INB 5
DIF_INB# 6
24 23 22 21 20 19
18 DIF2#
9DML04xx 17 DIF2
Connect EPAD 16 VDD3.3
15 GND
to GND
14 DIF1#
13 DIF1
7 8 9 10 11 12
24-VFQFPN, 4 x 4 mm, 0.5mm pitch
^ prefix indicates internal pull-up resistor
v prefix indicates internal pull-down resistor
Power Management Table
OEx# Pin
0
1
DIF_IN
Running
Running
DIFx
True O/P Comp. O/P
Running
Running
Low Low
Power Connections
Pin Number
VDD
GND
3 24
47
16 15
Description
Input A receiver analog
Input B receiver analog
DIF outputs
2:4 3.3V PCIE CLOCK MUX
2
AUGUST 27, 2018




Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)