Digital-to-Analog Converter
Data Sheet
FEATURES
Very small inherent latency variation: <2 DAC clock cycles Proprietary low spurious and distortion d...
Description
Data Sheet
FEATURES
Very small inherent latency variation: <2 DAC clock cycles Proprietary low spurious and distortion design 6-carrier GSM ACLR = 79 dBc at 200 MHz IF SFDR > 85 dBc (bandwidth = 300 MHz) at ZIF Flexible 16-bit LVDS interface Supports word and byte load Multiple chip synchronization Fixed latency and data generator latency compensation Selectable 2×, 4×, 8× interpolation filter Low power architecture fS/4 power saving coarse mixer Input signal power detection Emergency stop for downstream analog circuitry protection FIFO error detection On-chip numeric control oscillator allows carrier placement anywhere in the DAC Nyquist bandwidth Transmit enable function for extra power saving High performance, low noise PLL clock multiplier Digital gain and phase adjustment for sideband suppression Digital inverse sinc filter Supports single DAC mode Low power: 2.0 W at 1.6 GSPS, 1.7 W at 1.25 GSPS, full operating conditions 72-lead LFCSP
Dual, 16-Bit, 1600 MSPS, TxDAC+ Digital-to-Analog Converter AD9142
GENERAL DESCRIPTION
The AD9142 is a dual, 16-bit, high dynamic range digital-toanalog converter (DAC) that provides a sample rate of 1600 MSPS, permitting a multicarrier generation up to the Nyquist frequency. The AD9142 TxDAC+® includes features optimized for direct conversion transmit applications, including complex digital modulation, input signal power detection, and gain, phase, and offset compensation. The DAC outputs are optimized to interface seamlessly with analo...
Similar Datasheet