a
SUMMARY High performance signal processor for communications,
graphics, and imaging applications Super Harvard Architecture
Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
32-bit IEEE floating-point computation units—multiplier, ALU, and shifter
Dual-ported on-chip SRAM and integrated I/O peripherals—a complete system-on...
