DatasheetsPDF.com

CD4043BM Datasheet

Part Number CD4043BM
Manufacturers National Semiconductor
Logo National Semiconductor
Description Quad TRI-STATE NOR(NAND) R/S Latches
Datasheet CD4043BM DatasheetCD4043BM Datasheet (PDF)

CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches February 1988 CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches General Description CD4043BM CD4043BC are quad cross-couple TRI-STATE CMOS NOR latches and CD4044BM CD4044BC are quad cross-couple TRI-STATE CMOS NAND latches Each latch has a separate Q output and individual SET and RESET inputs There is a common TRI-STATE ENABLE input for all four la.

  CD4043BM   CD4043BM






Part Number CD4043BM
Manufacturers Texas Instruments
Logo Texas Instruments
Description CMOS QUAD 3-STATE R/S LATCHES
Datasheet CD4043BM DatasheetCD4043BM Datasheet (PDF)

Data sheet acquired from Harris Semiconductor SCHS041D − Revised October 2003 The CD4043B and CD4044B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (D, DR, DT, DW, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). Copyright  2003, Texas Instruments Incorporated PACKAGE OPTION ADDENDUM www.ti.com 11-Nov-2009 PACKAGING INFORMATION O.

  CD4043BM   CD4043BM







Quad TRI-STATE NOR(NAND) R/S Latches

CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches February 1988 CD4043BM CD4043BC Quad TRI-STATE NOR R S Latches CD4044BM CD4044BC Quad TRI-STATE NAND R S Latches General Description CD4043BM CD4043BC are quad cross-couple TRI-STATE CMOS NOR latches and CD4044BM CD4044BC are quad cross-couple TRI-STATE CMOS NAND latches Each latch has a separate Q output and individual SET and RESET inputs There is a common TRI-STATE ENABLE input for all four latches A logic ‘‘1’’ on the ENABLE input connects the latch states to the Q outputs A logic ‘‘0’’ on the ENABLE input disconnects the latch states from the Q outputs resulting in an open circuit condition on the Q output The TRI-STATE feature allows common bussing of the outputs Features Y Y Y Y Y Y Wide supply voltage range 3V to 15V Low power 100 nW (typ ) High noise immunity 0 45 VDD (typ ) Separate SET and RESET inputs for each latch NOR and NAND configuration TRI-STATE output with common output enable Applications Y Y Y Y Multiple bus storage Strobed register Four bits of independent storage with output enable General digital logic Connection Diagrams CD4043BM CD4043BC Dual-In-Line and Flat Packages CD4044BM CD4044BC Dual-In-Line and Flat Packages TL F 5967 – 3 TL F 5967 – 4 Top View Top View Order Number CD4043B or CD4044B Truth Table CD4043BM CD4043BC S X 0 1 0 1 R X 0 0 1 1 E 0 1 1 1 1 Q OC NC 1 0 D CD4044BM CD4044BC S X 1 0 1 0 R X 1 1 0 0 E 0 1 1 1 1 Q OC NC 1 0 DD .


2005-03-23 : 2N2857CSM    2N2880    2N2891    2N2894    2N2894    2N2894    2N2894A    2N2894ACSM    2N2894CSM    2N2894DCSM   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)