DatasheetsPDF.com

CD54HCT573 Datasheet

Part Number CD54HCT573
Manufacturers Texas Instruments
Logo Texas Instruments
Description OCTAL TRANSPARENT D-TYPE LATCHES
Datasheet CD54HCT573 DatasheetCD54HCT573 Datasheet (PDF)

CD54HCT573, CD74HCT573 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS455C − FEBRUARY 2001 − REVISED MAY 2004 D 4.5-V to 5.5-V VCC Operation D Wide Operating Temperature Range of −55°C to 125°C D Balanced Propagation Delays and Transition Times D Standard Outputs Drive Up To 10 LS-TTL Loads D Significant Power Reduction Compared to LS-TTL Logic ICs D Inputs Are TTL-Voltage Compatible description/ordering information The ’HCT573 devices are octal transparent D-type latches. When the l.

  CD54HCT573   CD54HCT573






Part Number CD54HCT574F3A
Manufacturers Texas Instruments
Logo Texas Instruments
Description Octal D-Type Flip-Flop
Datasheet CD54HCT573 DatasheetCD54HCT574F3A Datasheet (PDF)

CD54HC374, CD74HC374, CD54HCT374, CD74HCT374, CD54HC574, CD74HC574, CD54HCT574, CD74HCT574 SCHS183E – NOVEMBER 1998 – REVISED OCTOBER 2022 CDx4HC374 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered 1 Features • Buffered inputs • Common three-state output enable control • Three-state outputs • Bus line driving capability • Typical propagation delay (clock to Q) = 15 ns at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard outputs: 10 LSTTL l.

  CD54HCT573   CD54HCT573







Part Number CD54HCT574
Manufacturers Texas Instruments
Logo Texas Instruments
Description Octal D-Type Flip-Flop
Datasheet CD54HCT573 DatasheetCD54HCT574 Datasheet (PDF)

CD54HC374, CD74HC374, CD54HCT374, CD74HCT374, CD54HC574, CD74HC574, CD54HCT574, CD74HCT574 SCHS183E – NOVEMBER 1998 – REVISED OCTOBER 2022 CDx4HC374 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered 1 Features • Buffered inputs • Common three-state output enable control • Three-state outputs • Bus line driving capability • Typical propagation delay (clock to Q) = 15 ns at VCC = 5 V, CL = 15 pF, TA = 25℃ • Fanout (over temperature range) – Standard outputs: 10 LSTTL l.

  CD54HCT573   CD54HCT573







Part Number CD54HCT573F3A
Manufacturers Texas Instruments
Logo Texas Instruments
Description OCTAL TRANSPARENT D-TYPE LATCHES
Datasheet CD54HCT573 DatasheetCD54HCT573F3A Datasheet (PDF)

CD54HCT573, CD74HCT573 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS455C − FEBRUARY 2001 − REVISED MAY 2004 D 4.5-V to 5.5-V VCC Operation D Wide Operating Temperature Range of −55°C to 125°C D Balanced Propagation Delays and Transition Times D Standard Outputs Drive Up To 10 LS-TTL Loads D Significant Power Reduction Compared to LS-TTL Logic ICs D Inputs Are TTL-Voltage Compatible description/ordering information The ’HCT573 devices are octal transparent D-type latches. When the l.

  CD54HCT573   CD54HCT573







OCTAL TRANSPARENT D-TYPE LATCHES

CD54HCT573, CD74HCT573 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS455C − FEBRUARY 2001 − REVISED MAY 2004 D 4.5-V to 5.5-V VCC Operation D Wide Operating Temperature Range of −55°C to 125°C D Balanced Propagation Delays and Transition Times D Standard Outputs Drive Up To 10 LS-TTL Loads D Significant Power Reduction Compared to LS-TTL Logic ICs D Inputs Are TTL-Voltage Compatible description/ordering information The ’HCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs. CD54HCT573 . . . F PACKAGE CD74HCT573 . . . DB, E, OR M PACKAGE (TOP VIEW) OE 1 1D 2 2D 3 3D 4 4D 5 5D 6 6D 7 7D 8 8D 9 GND 10 20 VCC 19 1Q 18 2Q 17 3Q 16 4Q 15 5Q 14 6Q 13 7Q 12 8Q 11 LE A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the .


2021-08-25 : CD74HCT541    CD74HC540E    CD74HC540M    CD74HC541E    CD74HC541M    CD54HC540    CD74HC540    CD74HC541    CD54HC541    CD54HCT541   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)