DatasheetsPDF.com

CYD02S36V Datasheet

Part Number CYD02S36V
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description 3.3 V (64 K x 36) Synchronous Dual-Port RAM
Datasheet CYD02S36V DatasheetCYD02S36V Datasheet (PDF)

CYD02S36V/36VA FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM Features ■ True dual-ported memory cells that enable simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Pipelined output mode allows fast operation ■ 0.18 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power ■ High speed clock to data access ■ 3.3 V low power ❐ Active as low as 225 mA (typ.) ❐ Standby as low as 55 mA.

  CYD02S36V   CYD02S36V






Part Number CYD02S36VA
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description 3.3 V (64 K x 36) Synchronous Dual-Port RAM
Datasheet CYD02S36V DatasheetCYD02S36VA Datasheet (PDF)

CYD02S36V/36VA FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM Features ■ True dual-ported memory cells that enable simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Pipelined output mode allows fast operation ■ 0.18 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power ■ High speed clock to data access ■ 3.3 V low power ❐ Active as low as 225 mA (typ.) ❐ Standby as low as 55 mA.

  CYD02S36V   CYD02S36V







Part Number CYD02S36V18
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description Dual Port SRAM
Datasheet CYD02S36V DatasheetCYD02S36V18 Datasheet (PDF)

CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex™ Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features ■ ■ Functional Description The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS. Two ports are provided, enabling simultaneous access to the array. Simultaneous access to a location triggers deterministic access control. For FullFlex72 these port.

  CYD02S36V   CYD02S36V







3.3 V (64 K x 36) Synchronous Dual-Port RAM

CYD02S36V/36VA FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM Features ■ True dual-ported memory cells that enable simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Pipelined output mode allows fast operation ■ 0.18 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power ■ High speed clock to data access ■ 3.3 V low power ❐ Active as low as 225 mA (typ.) ❐ Standby as low as 55 mA (typ.) ■ Mailbox function for message passing ■ Global master reset ■ Separate byte enables on both ports ■ Commercial and industrial temperature ranges ■ IEEE 1149.1-compatible joint test action group (JTAG) boundary scan ■ 256 Ball fine-pitch ball grid array (FBGA) (1-mm pitch) ■ Counter wrap around control ❐ Internal mask register controls counter wrap-around ❐ Counter-interrupt flags to indicate wrap-around ❐ Memory block retransmit operation ■ Co.


2017-03-13 : CY7C1387KV33    CY7C1380KV33    CY7C1382KV33    CY7C1363D    CY7C1366C    CY7C1367C    CY7C1325H    CY7C1327G    CY7C09279V    CY7C09289V   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)