DatasheetsPDF.com

H5TQ8G43AMR-xxC

Hynix Semiconductor

8Gb DDR3 SDRAM

8Gb DDR3 SDRAM 8Gb DDR3 SDRAM (Dual Die Package) Lead-Free&Halogen-Free (RoHS Compliant) H5TQ8G43AMR-xxC H5TQ8G83AMR-x...


Hynix Semiconductor

H5TQ8G43AMR-xxC

File Download Download H5TQ8G43AMR-xxC Datasheet


Description
8Gb DDR3 SDRAM 8Gb DDR3 SDRAM (Dual Die Package) Lead-Free&Halogen-Free (RoHS Compliant) H5TQ8G43AMR-xxC H5TQ8G83AMR-xxC H5TQ8G63AMR-xxC * SK hynix reserves the right to change products or specifications without notice. Rev. 0.1 / Apr. 2013 1 Free Datasheet http://www.datasheet4u.com/ Revision History Revision No. 0.1 History Initial Release Draft Date Apr. 2013 Remark Rev. 0.1 / Apr 2013 2 Free Datasheet http://www.datasheet4u.com/ Description The H5TQ8G43AMR-xxC, H5TQ8G83AMR-xxC and H5TQ8G63AMR-xxC are a 8Gb normal power Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth and normal power operation at 1.5V. SK hynix 8Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth. Device Features and Ordering Information FEATURES VDD=VDDQ=1.5V +/- 0.075V Fully differential clock inputs (CK, CK) operation 8banks Average Refresh Cycle (Tcase of 0 oC~ 95 oC) Differential Data Strobe (DQS, DQS) - 7.8 µs at 0oC ~ 85 oC - 3.9 µs at 85oC ~ 95 oC On chip DLL align DQ, DQS and DQS transition with CK  transition JEDEC standard ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)