DatasheetsPDF.com

HD151TS305RP Datasheet

Part Number HD151TS305RP
Manufacturers Renesas Technology
Logo Renesas Technology
Description Spread Spectrum Clock
Datasheet HD151TS305RP DatasheetHD151TS305RP Datasheet (PDF)

www.DataSheet4U.com HD151TS305RP Spread Spectrum Clock for EMI Solution REJ03D0021–0900Z Rev.9.00 Jul. 07, 2004 Description The HD151TS305 is a high-performance Spread Spectrum Clock modulator. It is suitable for low EMI solution. Features • • • • Supports 60 MHz to 160 MHz operation. (Designed @ SSCCLKOUT = 72 MHz) 1 copy of finx4 clock out with Spread Spectrum Modulation @3.3 V 1 copy of reference clock @3.3 V Programmable Spread Spectrum Modulation (±0.25%, ±0.5%, ±1.5% Central Spread Modu.

  HD151TS305RP   HD151TS305RP






Spread Spectrum Clock

www.DataSheet4U.com HD151TS305RP Spread Spectrum Clock for EMI Solution REJ03D0021–0900Z Rev.9.00 Jul. 07, 2004 Description The HD151TS305 is a high-performance Spread Spectrum Clock modulator. It is suitable for low EMI solution. Features • • • • Supports 60 MHz to 160 MHz operation. (Designed @ SSCCLKOUT = 72 MHz) 1 copy of finx4 clock out with Spread Spectrum Modulation @3.3 V 1 copy of reference clock @3.3 V Programmable Spread Spectrum Modulation (±0.25%, ±0.5%, ±1.5% Central Spread Modulation and Spread Spectrum disable mode) • SOP-8pin Key Specifications • • • • • Supply Voltages: VDD = 3.3 V ±0.165 V 0 to 70°C (Ta) Operating Range 50 ± 5% Outputs Clock Duty Cycle Cycle to Cycle jitter = ±250ps typ. Ordering Information Part Name HD151TS305RPEL Package Type SOP-8 pin (JEDEC) Package Code FP-8DC RP Package Abbreviation Taping Abbreviation (Quantity) EL (2,500 pcs / Reel) Note: Please consult the sales office for the above package availability. Block Diagram VDD GND CLKOUT (12MHz typ.) XIN OSC XOUT R=1 MΩ 1/n SSC Modulator 1/m Synthesizer SSCCLKOUT (48MHz typ.) R=100 kΩ SEL0 R=100 kΩ SEL1 Mode Control Rev.9.00 Jul. 07, 2004 page 1 of 9 HD151TS305RP Pin Arrangement SSCCLKOUT 1 8 SEL1 VDD 2 7 CLKOUT GND 3 6 SEL0 XIN 4 5 XOUT (Top view) SSC Function Table SEL1 :0 00 01 10 11 ±0.5% ±1.5% SSC OFF ±0.25% Spread Percentage Note: ±0.25% SSC is selected for default by internal pull-up resistors. Clock Frequency Table XIN(MHz) 15 40 60 *1 *1 SSCCL.


2006-11-22 : 2SJ650    2SJ651    2SJ653    2SJ657    56F8365    56F8165    ADF7021    ADP3196    ADSP-21020    DP83255   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)