Home >> HD74LS112 Datasheet pdf >> Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)

(PDF) HD74LS112 Datasheet download


Manufacture Part Number Description PDF
Hitachi Semiconductor
Hitachi Semiconductor
HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)
19.20 20.00 Max 16 9 7.40 Max 6.30

Unit: mm

1 1.3
1.11 Max

8

0.51 Min

2.54 Min 5.06 Max

7.62

2.54 ± 0.25

0.48 ± 0.10

0.25 – 0.05 0° – 15°
Hitachi Code JEDEC EIAJ Weight (reference val
HD74LS112 pdf
Renesas
Renesas
HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops
HD74LS112

Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
REJ03D0426–0300 Rev.3.00
Jul.13.2005
Features
• Ordering Information

Part Name

Package Type

Package Code (Previous
HD74LS112 pdf




Alternate Search Terms
HD74LS112 datasheet HD74LS112 component HD74LS112 integrated circuit HD74LS112 schematic HD74LS112 application note HD74LS11 HD74LS1 HD74LS HD74L HD74 D74LS112 74LS112 4LS112 LS112 S112

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)