DatasheetsPDF.com

HD74LS48

Renesas

BCD-to-Seven-Segment Decoder/Driver

HD74LS48 BCD-to-Seven-Segment Decoder / Driver (Internal Pull-up outputs) REJ03D0411–0300 Rev.3.00 Jul.22.2005 HD74LS4...


Renesas

HD74LS48

File Download Download HD74LS48 Datasheet


Description
HD74LS48 BCD-to-Seven-Segment Decoder / Driver (Internal Pull-up outputs) REJ03D0411–0300 Rev.3.00 Jul.22.2005 HD74LS48 features active high outputs for driving lamp buffers. This circuit has full ripple blanking input / output controls and a lamp test input. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions. This circuit incorporates automatic leading and / or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) of these types may be performed at any time when the BI / RBO node is at a high level. It contains an overriding blanking input (BI) which can be used to control the lamp intensity be pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs. Features Ordering Information Part Name HD74LS48P Package Type DILP-16 pin Package Code (Previous Code) PRDP0016AE-B (DP-16FV) Package Abbreviation P Taping Abbreviation (Quantity) — Pin Arrangement B Inputs C Lamp Test BI/RBO 1 2 3 4 RBI 5 D6 Inputs A7 GND 8 B C LT BI/RBO RBI D A f g a b c d e 16 VCC 15 f 14 g 13 a 12 b Outputs 11 c 10 d 9e (Top view) Rev.3.00, Jul.22.2005, page 1 of 6 HD74LS48 Function Table Decimal or Inputs BI / Outputs Function LT RBI D C B A RBO a b c d e f Note g 0 H H LLLL H HHHHHH L 1 H X LLLH H LHHL L L L 2 H X LLHL H HHLHHL H 3 H X L LHH H HHHHL L H 4 H X LHLL H LHHL LHH 5 H X LHLH H H L HH L HH 6 H X LHHL H L LHHHHH 7 H ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)