HEF40174B

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40174B MSI Hex D-type flip-flop Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Hex D-type flip-flop DESCRIPTION The HEF40174B is a hex edge-triggered D-type flip-flop with six data inputs (D0 to D5), a clock input (CP), an overriding asynchronous master reset input (MR), and six HEF40174B MSI buffered outputs (O0 to O5). Information on D0 to D5 is transferred to O0 to O5 on the LOW to HIGH transition of CP if MR is HIGH. When LOW, MR resets all flip-flops (O0 to O5 = LOW) independent of CP and D0 to D5. Fig.1 Functional diagram. PINNING D0 to D5 CP MR O0 to O5 data inputs clock input (LOW to HIGH; edge-triggered) master reset input (active LOW) buffered outputs FUNCTION TABLE Fig.2 Pinning diagram. CP HEF40174BP(N): 16-lead DIL; plastic (SOT38-1) HEF40174BD(F): 16-lead DIL; ceramic (cerdip) (SOT74) HEF40174BT(D): 16-lead SO; plastic (SOT109-1) ( ): Package Designator North America FAMILY DATA, IDD LIMITS category MSI See Family Specifications January 1995 2 Notes 1. H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial = positive-going transition = negative-going transition X INPUTS D H L X X MR H H H L OUTPUT O H L no change L This te...