DatasheetsPDF.com

ICS252 Datasheet

Part Number ICS252
Manufacturers Integrated Circuit Systems
Logo Integrated Circuit Systems
Description Field Programmable Dual Output SS VersaClock Synthesizer
Datasheet ICS252 DatasheetICS252 Datasheet (PDF)

www.DataSheet4U.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 kHz to 200 MHz using up to two independently configurable PLLs. The outputs may employ Spread Spectrum techniques to reduce system electro-magnetic interference (EMI). Using ICS’ VersaClock software to configure the PLL and output, the ICS252 contains a One-Time Program.

  ICS252   ICS252






Part Number ICS2595
Manufacturers Integrated Circuit Systems
Logo Integrated Circuit Systems
Description User-Programmable Dual High-Performance Clock Generator
Datasheet ICS252 DatasheetICS2595 Datasheet (PDF)

Integrated Circuit Systems, Inc. ICS2595 Not recommended for new designs User-Programmable Dual High-Performance Clock Generator Description The ICS2595 is a dual-PLL (phase-locked loop) clock generator specifically designed for high-resolution, highrefresh rate, video applications. The video PLL generates any of 16 pre-programmed frequencies through selection of the address lines FS0-FS3. Similarly, the auxiliary PLL can generate any one of four pre-programmed frequencies via the MS0 & MS1 li.

  ICS252   ICS252







Part Number ICS2572
Manufacturers Integrated Circuit Systems
Logo Integrated Circuit Systems
Description User-Programmable Dual High-Performance Clock Generator
Datasheet ICS252 DatasheetICS2572 Datasheet (PDF)

Integrated Circuit Systems, Inc. ICS2572 User-Programmable Dual High-Performance Clock Generator Description The ICS2572 is a dual-PLL (phase-locked loop) clock generator with differential video outputs specifically designed for high-resolution, high-refresh rate, video applications. The video PLL generates any of 16 pre-programmed frequencies through selection of the address lines FS0-FS3. Similarly, the auxiliary PLL can generate any one of four pre-programmed frequencies via the MS0 & MS1 l.

  ICS252   ICS252







Part Number ICS252BI09L
Manufacturers Renesas
Logo Renesas
Description VCXO Jitter Attenuator & Synchronous Multiplier
Datasheet ICS252 DatasheetICS252BI09L Datasheet (PDF)

VFeCmXOtoCJiltotcekr®AMttuelntuipaltioerr & 813N252I-09 Datasheet General Description The 813N252I-09 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock™frequency multiplier that provides th.

  ICS252   ICS252







Part Number ICS2510C
Manufacturers Integrated Circuit Systems
Logo Integrated Circuit Systems
Description 3.3V Phase-Lock Loop Clock Driver
Datasheet ICS252 DatasheetICS2510C Datasheet (PDF)

Integrated Circuit Systems, Inc. ICS2510C 3.3V Phase-Lock Loop Clock Driver General Description The ICS2510C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2510C operates at 3.3V VCC and drives up to ten clock loads. One bank of ten outputs provide low-skew, low-jitter copies of CLKIN. Output si.

  ICS252   ICS252







Field Programmable Dual Output SS VersaClock Synthesizer

www.DataSheet4U.com ICS252 Field Programmable Dual Output SS VersaClock Synthesizer Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 kHz to 200 MHz using up to two independently configurable PLLs. The outputs may employ Spread Spectrum techniques to reduce system electro-magnetic interference (EMI). Using ICS’ VersaClock software to configure the PLL and output, the ICS252 contains a One-Time Programmable (OTP) ROM to allow field programmability. Programming features include 4 selectable configuration registers. The device employs Phase-Locked Loop (PLL) techniques to run from a standard fundamental mode, inexpensive crystal, or clock. It can replace multiple crystals and oscillators, saving board space and cost. The device also has a power-down feature that tri-states the clock outputs and turns off the PLLs when the PDTS pin is taken low. The ICS252 is also available in factory programmed custom versions for high-volume applications. ™ Features • • • • • • • • • • • 8-pin SOIC package Two addressable registers Input crystal frequency of 5 to 27 MHz Clock input frequency of 3 to 150 MHz Output clock frequencies up to 200 MHz Configurable Spread Spectrum Modulation Operating voltage of 3.3 V Replaces multiple crystals and oscillators Controllable output drive levels Advanced, low-power CMOS process Available in Pb (lead) free packaging www.DataSheet4U.com VDD Block Diagram SEL.


2006-06-24 : M5L8288P    M5L8286P    M5L8287P    M5L8283P    M5L8282P    M5L8289P    M5L8284AP    HY27UA081G1M    HY27UA161G1M    HY27SA081G1M   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)