DatasheetsPDF.com

ICS83948I-01

Integrated Circuit Systems

1-TO-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER

Integrated Circuit Systems, Inc. ICS83948I-01 LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER FEATURES • 12 LVCM...


Integrated Circuit Systems

ICS83948I-01

File Download Download ICS83948I-01 Datasheet


Description
Integrated Circuit Systems, Inc. ICS83948I-01 LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER FEATURES 12 LVCMOS outputs Selectable LVCMOS clock or differential CLK, nCLK inputs CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL LVCMOS_CLK accepts the following input levels: LVCMOS or LVTTL Maximum output frequency: 150MHz Output skew: 350ps (maximum) Part to part skew: 1.5ns (maximum) 3.3V core, 3.3V output -40°C to 85°C ambient operating temperature Pin compatible with the MPC948/948L GENERAL DESCRIPTION The ICS83948I-01 is a low skew, 1-to-12 Differential-to-LVCMOS Fanout Buffer and a member HiPerClockS™ of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS83948I-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The LVCMOS_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive 50 Ω series or parallel terminated transmission lines. The www.DataSheet4U.com effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines. ,&6 The ICS83948I-01 is characterized at 3.3V core/3.3V output. Guaranteed output and part-to-part skew characteristics make the ICS83948I-01 ideal for those clock distribution applications demanding well defined performance and repeatability. BLOCK DIAGRAM CLK_EN D Q LVCMOS_CLK CLK nCLK 1 Q0 0...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)