DatasheetsPDF.com

ICS87004AGT

Integrated Circuit Systems

1:4/ DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR

Integrated Circuit Systems, Inc. ICS87004 1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR FEATURES • 4 LVC...



ICS87004AGT

Integrated Circuit Systems


Octopart Stock #: O-282484

Findchips Stock #: 282484-F

Web ViewView ICS87004AGT Datasheet

File DownloadDownload ICS87004AGT PDF File







Description
Integrated Circuit Systems, Inc. ICS87004 1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR FEATURES 4 LVCMOS/LVTTL outputs, 7Ω typical output impedance Selectable CLK0, nCLK0 or CLK1, nCLK1 clock inputs CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL Internal bias on nCLK0 and nCLK1 to support LVCMOS/LVTTL levels on CLK0 and CLK1 inputs Output frequency range: 15.625MHz to 250MHz Input frequency range: 15.625MHz to 250MHz VCO range: 250MHz to 500MHz External feedback for “zero delay” clock regeneration with configurable frequencies Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8 Fully integrated PLL Cycle-to-cycle jitter: 45ps (maximum) Output skew: 45ps (maximum) Static phase offset: 50 ± 125ps (3.3V ± 5%) Full 3.3V or 2.5V operating supply 5V tolerant inputs Lead-Free package available Industrial temperature information available upon request GENERAL DESCRIPTION The ICS87004 is a highly versatile 1:4 Differentialto-LVCMOS/LVTTL Clock Generator and a memHiPerClockS™ ber of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87004 has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. Internal bias on the nCLK0 and nCLK1 inputs allows the CLK0 and CLK1 inputs to accept LVCMOS/LVTTL. The ICS87004 has a fully integrated ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)