DatasheetsPDF.com

IDT74ALVC162835 Datasheet

Part Number IDT74ALVC162835
Manufacturers IDT
Logo IDT
Description 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER
Datasheet IDT74ALVC162835 DatasheetIDT74ALVC162835 Datasheet (PDF)

www.DataSheet4U.com IDT74ALVC162835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: DESCRIPTION: IDT74ALVC162835 • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • VCC = 2.5V ± 0.2V • CMOS power levels (0.4.

  IDT74ALVC162835   IDT74ALVC162835






Part Number IDT74ALVC162836
Manufacturers IDT
Logo IDT
Description 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER
Datasheet IDT74ALVC162835 DatasheetIDT74ALVC162836 Datasheet (PDF)

www.DataSheet4U.com IDT74ALVC162836 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: DESCRIPTION: IDT74ALVC162836 • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • VCC = 2.5V ± 0.2V • CMOS power levels (0.4.

  IDT74ALVC162835   IDT74ALVC162835







3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER

www.DataSheet4U.com IDT74ALVC162835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: DESCRIPTION: IDT74ALVC162835 • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • VCC = 2.5V ± 0.2V • CMOS power levels (0.4µ W typ. static) • Rail-to-Rail output swing for increased noise margin • Available in TSSOP and TVSOP packages This 18-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state. The ALVC162835 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels. DRIVE FEATURES: • Balanced Output Drivers: ±12mA • Low switching noise APPLICATIONS: • SDRAM Modules • PC Motherboards • Workstations FUNCTIONAL BLOCK DIAGRAM OE CLK LE A1 27 30 .


2006-12-31 : 1N4001PT    1N4002PT    1N4003PT    1N4004PT    1N4005PT    1N4006PT    1N4007PT    1N6309US    1N6310US    1N6311US   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)