1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
www.DataSheet4U.com
IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
COMMERCIAL AND INDUSTRIAL TEMPERATURE RAN...
Description
www.DataSheet4U.com
IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
FEATURES:
Five differential 3.3V LVPECL outputs Selectable differential CLK, xCLK, or LVPECL clock inputs CLK, xCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, and HCSL PCLK, xPCLK supports the following input types: LVPECL, CML, and SSTL Maximum output frequency: 650MHz Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on xCLK input Output skew: 35ps (max.) Part-to-part skew: as low as 150ps Propagation delay: 2.1ns (max.) 3.3V operating supply Available in TSSOP package
IDT85304-01
DESCRIPTION:
The IDT85304-01 is a low skew, high performance 1-to-5 differential-to3.3V LVPECL clock generator-divider. It has two selectable clock inputs. The CLK/ xCLK pair can accept most standard differential input levels. The PCLK/ xPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the IDT8530401 ideal for those applications that demand well-defined performance and repeatability.
FUNCTIONAL BLOCK DIAGRAM
CLK_EN
D Q
CLK xCLK PCLK xPCLK 1 0
LE Q0 xQ0 Q1 xQ1 Q2
CLK_SEL
xQ2 Q3 xQ3 Q4 xQ4
The IDT l...
Similar Datasheet