Monitor. LM79 Datasheet

LM79 Datasheet PDF

Part LM79
Description Microprocessor System Hardware Monitor
Feature LM79; LM79 Microprocessor System Hardware Monitor February 2000 LM79 Microprocessor System Hardware Moni.
Manufacture National Semiconductor
Datasheet
Download LM79 Datasheet

LM79 Datasheet
LM79 Microprocessor System Hardware Monitor February 2000 LM79 Datasheet
IP120 SERIES IP7900 SERIES LM120 SERIES LM7900 SERIES 12 3 LM7900 Datasheet
LM7900 Datasheet
1A Standard Negative Voltage Regulator 1A Standard Negative LM7905 Datasheet
LM7905, LM7912, LM7915 www.ti.com SNOSBQ7C – JUNE 1999 – R LM7905 Datasheet
LM79XX 3-Terminal Negative voltage Regulators DESCRIPTION T LM7905 Datasheet
KA79XX / KA79XXA / LM79XX — 3-Terminal 1 A Negative Voltage LM7905 Datasheet
isc Three Terminal Negative Voltage Regulator LM7905 FEATU LM7905 Datasheet
LM79XX ® Pb Free Plating Product LM79XX 3-Terminal 1 A Ne LM7905 Datasheet





LM79
February 2000
LM79
Microprocessor System Hardware Monitor
General Description
The LM79 is a highly integrated Data Acquisition system for
hardware monitoring of servers, Personal Computers, or
virtually any microprocessor based system. In a PC, the
LM79 can be used to monitor power supply voltages, tem-
peratures, and fan speeds. Actual values for these inputs
can be read at any time, and programmable WATCHDOG
limits in the LM79 activate a fully programmable and
maskable interrupt system with two outputs.
The LM79 has an on-chip temperature sensor, 5 positive
analog inputs, two inverting inputs (for monitoring negative
voltages), and an 8-bit ADC. An input is provided for the
overtemperature outputs of additional temperature sensors
and this is linked to the interrupt system. The LM79 provides
inputs for three fan tachometer outputs. Additional inputs are
provided for Chassis Intrusion detection circuits, 5 VID moni-
tor inputs, and chainable interrupt. The LM79 provides both
ISA and Serial Bus interfaces. A 32-byte auto-increment
RAM is provided for POST (Power On Self Test) code stor-
age.
Compared to the LM78, the LM79 has the following differ-
ences:
an additional VID input pin
an additional register for device identification
open drain Power Switch Bypass Output
Features
n Temperature sensing
n 5 positive voltage inputs
n 2 op amps for negative voltage monitoring
n 3 fan speed monitoring inputs
n Input for additional temperature sensors
n Chassis Intrusion Detector input
n WATCHDOG comparison of all monitored values
n POST code storage RAM
n ISA and I2CSerial Bus interfaces
Key Specifications
j Voltage monitoring
accuracy
j Temperature Accuracy
−10˚C to +100˚C
j Supply Voltage
j Supply Current
j ADC Resolution
Operating:
Shutdown:
±1% (max)
±3˚C (max)
5V
1 mA typ
10 µA typ
8 Bits
Applications
n System Hardware Monitoring for Servers and PCs
n Office Electronics
n Electronic Test Equipment and Instrumentation
Ordering Information
Temperature Range
−10˚C TA +100˚C
Order Number
Device Marking
LM79CCVF
LM79CCVF
Package
VGZ44A
Connection Diagram
# Indicates Active Low (“Not”)
I2C® is a registered trademark of the Phillips Corporation.
© 2001 National Semiconductor Corporation DS100036
DS100036-2
www.national.com



LM79
Typical Application
DS100036-1
www.national.com
2



LM79
Block Diagram
Pin Description
Pin
Name(s)
IORD
IOWR
SYSCLK
Pin
Number
1
2
3
Number
of Pins
1
1
1
Type
Digital Input
Digital Input
Digital Input
D7–D0
4–11
8 Digital I/O
VCC (+5V)
GNDD
SMI__IN
12
13
14
1 POWER
1 GROUND
1 Digital Input
Chassis
Intrusion
15 1 Digital I/O
DS100036-3
Description
An active low standard ISA bus I/O Read Control.
An active low standard ISA bus I/O Write Control.
The reference clock for the ISA bus. Typically ranges from 4.167 MHz to
8.33 MHz. The minimum clock frequency this input can handle is 1 Hz.
Bi-directional ISA bus Data lines. D0 corresponds to the low order bit,
with D7 the high order bit.
+5V VCC power. Bypass with the parallel combination of 10 µF
(electolytic or tantalum) and 0.1 µF (ceramic) bypass capacitors.
Internally connected to all digital circuitry.
Chainable SMI (System Management Interrupt) Input. This is an active
low input that propagates the SMI signal to the SMI output of the LM79
via SMI Mask Register Bit 6 and SMI enable Bit 1 of the Configuration
Register.
An active high input from an external circuit which latches a Chassis
Intrusion event. This line can go high without any clamping action
regardless of the powered state of the LM79. The LM79 provides an
internal open drain on this line, controlled by Bit 7 of NMI Mask Register
2, to provide a minimum 20 ms reset of this line.
3 www.national.com






@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)