DatasheetsPDF.com

MT29C2G24MAKLACG-6IT Datasheet

Part Number MT29C2G24MAKLACG-6IT
Manufacturers Micron Technology
Logo Micron Technology
Description NAND Flash and Mobile LPDRAM
Datasheet MT29C2G24MAKLACG-6IT DatasheetMT29C2G24MAKLACG-6IT Datasheet (PDF)

Preliminary‡ 152-Ball NAND Flash and Mobile LPDRAM PoP (TI OMAP) MCP Features NAND Flash and Mobile LPDRAM 152-Ball Package-on-Package (PoP) Combination Memory (TI OMAP™) MT29C Family Current production part numbers: See Table 1 on page 3 Features Figure 1: PoP Block Diagram • Micron® NAND Flash and Mobile LPDRAM components • RoHS-compliant, “green” package • Separate NAND Flash and Mobile LPDRAM interfaces • Space-saving package-on-package combination • Low-voltage operation (1.70–1.95V) .

  MT29C2G24MAKLACG-6IT   MT29C2G24MAKLACG-6IT






NAND Flash and Mobile LPDRAM

Preliminary‡ 152-Ball NAND Flash and Mobile LPDRAM PoP (TI OMAP) MCP Features NAND Flash and Mobile LPDRAM 152-Ball Package-on-Package (PoP) Combination Memory (TI OMAP™) MT29C Family Current production part numbers: See Table 1 on page 3 Features Figure 1: PoP Block Diagram • Micron® NAND Flash and Mobile LPDRAM components • RoHS-compliant, “green” package • Separate NAND Flash and Mobile LPDRAM interfaces • Space-saving package-on-package combination • Low-voltage operation (1.70–1.95V) • Industrial temperature range: –40°C to +85°C NAND Flash Power NAND Flash Device NAND Flash Interface NAND Flash-Specific Features • Organization – Page size x8: 2112 bytes (2048 + 64 bytes) x16: 1056 words (1024 + 32 words) – Block size: 64 pages (128K + 4K bytes) LP-DRAM Power www.DataSheet.net/ LP-DRAM Device LP-DRAM Interface Mobile LPDRAM-Specific Features • • • • • • • • No external voltage reference required No minimum clock rate requirement 1.8V LVCMOS-compatible inputs Programmable burst lengths Partial-array self refresh (PASR) Deep power-down (DPD) mode Selectable output drive strength STATUS REGISTER READ (SRR) supported1 Options • LP-DRAM 166 MHz CL32 133 MHz CL3 Marking -6 -75 Notes: 1. Contact factory for remapped SRR output. 2. CL = CAS (READ) latency. PDF: 09005aef8326e5ac / Source: 09005aef8326e59a 152ball_ nand_lpdram_j4xx_omap.fm - Rev. E 4/09 EN 1 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2008 M.


2012-07-05 : MT29C    MT29C4G48MAPLCCA-6IT    TB62003P    TB62003F    TB62003FW    TB62004P    TB62004FW    TB62004F    TB62006P    TB62006F   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)