CMOS Gate Array
Core Logic
0;,[
®
Description MXI2x is a family of inverting two-to-one digital multiplexers.
Logic Symbol
Truth Ta...
Description
Core Logic
0;,[
®
Description MXI2x is a family of inverting two-to-one digital multiplexers.
Logic Symbol
Truth Table
$0,+* PLFURQ &026 *DWH $UUD\
MXI2x S
I0 Q I1
S I0 I1 QN L LXH L HX L HX L H HXHL
HDL Syntax Verilog .................... MXI2x inst_name (QN, I0, I1, S); VHDL...................... inst_name: MXI2x port map (QN, I0, I1, S);
Pin Loading
Pin Name
I0 I1 S
MXI21 1.0 1.0 2.2
Equivalent Loads
MXI22
MXI24
1.0 1.0
1.0 1.0
2.2 2.1
MXI26 1.0 1.0 2.1
Size And Power Characteristics
Cell MXI21
Equivalent Gates 4.0
Power Characteristicsa
Static IDD (TJ = 85°C) (nA)
EQLpd (Eq-load)
TBD
7.2
MXI22 MXI24 MXI26
4.0 7.0 8.0
TBD TBD TBD
9.0 13.1 19.3
a. See page 2-15 for power equation.
3-157
Core Logic
0;,[
®
$0,+* PLFURQ &026 *DWH $UUD\
Propagation Delays (ns)
Conditions: TJ = 25°C, VDD = 5.0V, Typical Process
Number of Equivalent Loads
1
4
MXI21
From: Any Ix Input tPLH
To: QN
tPHL
From: S To: QN
tPLH tPHL
Number of Equivalen...
Similar Datasheet