DatasheetsPDF.com

NBSG16MMN Datasheet

Part Number NBSG16MMN
Manufacturers ON
Logo ON
Description 2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
Datasheet NBSG16MMN DatasheetNBSG16MMN Datasheet (PDF)

NBSG16M 2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer The NBSG16M is a differential current mode logic (CML) receiver/driver/translator buffer. The device is functionally equivalent to the EP16, LVEP16, or SG16 devices with CML output structure and lower EMI capabilities. Inputs incorporate internal 50 W termination resistors and accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. The CML output structure contains internal 50 W sourc.

  NBSG16MMN   NBSG16MMN






Part Number NBSG16MMNR2
Manufacturers ON
Logo ON
Description 2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
Datasheet NBSG16MMN DatasheetNBSG16MMNR2 Datasheet (PDF)

NBSG16M 2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer The NBSG16M is a differential current mode logic (CML) receiver/driver/translator buffer. The device is functionally equivalent to the EP16, LVEP16, or SG16 devices with CML output structure and lower EMI capabilities. Inputs incorporate internal 50 W termination resistors and accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. The CML output structure contains internal 50 W sourc.

  NBSG16MMN   NBSG16MMN







2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer

NBSG16M 2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer The NBSG16M is a differential current mode logic (CML) receiver/driver/translator buffer. The device is functionally equivalent to the EP16, LVEP16, or SG16 devices with CML output structure and lower EMI capabilities. Inputs incorporate internal 50 W termination resistors and accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. The CML output structure contains internal 50 W source termination resistor to VCC. The device generates 400 mV output amplitude with 50 W receiver resistor to VCC. The VBB pin is internally generated voltage supply available to this device only. For all single−ended input conditions, the unused complementary differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB output should be left open. http://onsemi.com MARKING DIAGRAM* QFN−16 MN SUFFIX CASE 485G A L Y W SG 16M ALYW = Assembly Location = Wafer Lot = Year = Work Week *For additional marking information, refer to Application Note AND8002/D. • Maximum Input Clock Frequency > 10 GHz Typical • • • • • • Maximum Input Data Rate > 10 Gb/s Typical 120 ps Typical Propagation Delay 35 ps Typical Rise and Fall Times Positive CML Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V Negative CML Output with.


2005-05-12 : NTE5586    NTE5587    NTE5588    NTE5589    NTE5590    NTE5591    NTE5592    NTE5593    NTE5597    NTE56   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)