DatasheetsPDF.com

R5F51103ADFK Datasheet

Part Number R5F51103ADFK
Manufacturers Renesas
Logo Renesas
Description 32 MHz 32-bit RX MCUs
Datasheet R5F51103ADFK DatasheetR5F51103ADFK Datasheet (PDF)

Datasheet RX110 Group Renesas MCUs R01DS0202EJ0110 Rev.1.10 Dec 10, 2014 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory, up to 5 comms channels, 12-bit A/D, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one.

  R5F51103ADFK   R5F51103ADFK






Part Number R5F51103ADFM
Manufacturers Renesas
Logo Renesas
Description 32 MHz 32-bit RX MCUs
Datasheet R5F51103ADFK DatasheetR5F51103ADFM Datasheet (PDF)

Datasheet RX110 Group Renesas MCUs R01DS0202EJ0110 Rev.1.10 Dec 10, 2014 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory, up to 5 comms channels, 12-bit A/D, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one.

  R5F51103ADFK   R5F51103ADFK







Part Number R5F51103ADFL
Manufacturers Renesas
Logo Renesas
Description 32 MHz 32-bit RX MCUs
Datasheet R5F51103ADFK DatasheetR5F51103ADFL Datasheet (PDF)

Datasheet RX110 Group Renesas MCUs R01DS0202EJ0110 Rev.1.10 Dec 10, 2014 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory, up to 5 comms channels, 12-bit A/D, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one.

  R5F51103ADFK   R5F51103ADFK







32 MHz 32-bit RX MCUs

Datasheet RX110 Group Renesas MCUs R01DS0202EJ0110 Rev.1.10 Dec 10, 2014 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory, up to 5 comms channels, 12-bit A/D, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle)  Fast interrupt  CISC Harvard architecture with five-stage pipeline  Variable-length instruction format, ultra-compact code  On-chip debugging circuit ■ Low power consumption functions  Operation from a single 1.8 to 3.6 V supply  Three low power modes  Supply current High-speed operating mode: 0.1 mA/MHz Software standby mode: 0.35 μA  Recovery time from software standby mode: 4.8 μs ■ On-chip flash memory for code, no wait states  Operation at 32 MHz, read cycle of 31.25 ns  No wait states for reading at full CPU speed  8 to 128 Kbyte capacities  Programmable at 1.8 V  For instructions and operands ■ On-chip SRAM, no wait states  8 to 16 Kbyte capacities ■ Data transfer controller (DTC)  Four transfer modes  Transfer can be set for each interrupt source. ■ Reset and power supply voltage management  Six types including the power-on reset (POR)  Low voltage detection (LVD) with voltage settings ■ Clock functions  External clock input frequency: Up t.


2016-01-01 : TISP9110LDM    PL560-08    PL565-08    PL565-68    PL565-37    HY-05    HY-256    HY-306    HY-606    HY-606N   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)