DatasheetsPDF.com

S3P72N4 Datasheet

Part Number S3P72N4
Manufacturers Samsung semiconductor
Logo Samsung semiconductor
Description The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrange
Datasheet S3P72N4 DatasheetS3P72N4 Datasheet (PDF)

S3C72N2/C72N4/P72N4 PRODUCT OVERVIEW 1 OVERVIEW PRODUCT OVERVIEW The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers). With features such as, LCD direct drive capability, 8-bit timer/counter, and watch timer, the S3C72N2/C72N4 offers an excellent design solution for a wide variety of applications that require LCD functions. Up to 16 pins of the 64-pin QFP package, it can b.

  S3P72N4   S3P72N4






The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrange

S3C72N2/C72N4/P72N4 PRODUCT OVERVIEW 1 OVERVIEW PRODUCT OVERVIEW The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers). With features such as, LCD direct drive capability, 8-bit timer/counter, and watch timer, the S3C72N2/C72N4 offers an excellent design solution for a wide variety of applications that require LCD functions. Up to 16 pins of the 64-pin QFP package, it can be dedicated to I/O. Four vectored interrupts provide fast response to internal and external events. In addition, the S3C72N2/C72N4 's advanced CMOS technology provides for low power consumption and a wide operating voltage range. OTP The S3C72N2/C72N4 microcontroller is also available in OTP (One Time Programmable) version, S3P72N4 . The S3P72N4 microcontroller has an on-chip 4-Kbyte one-time-programmable EPROM instead of masked ROM. The S3P72N4 is comparable to S3C72N2/C72N4, both in function and in pin configuration. 1-1 PRODUCT OVERVIEW S3C72N2/C72N4/P72N4 FEATURES Memory — 288 × 4-bit RAM — 2048 × 8-bit ROM (S3C72N2) — 4096 × 8-bit ROM (S3C72N4) I/O Pins — Input only: 4 pins — I/O: 12 pins — Output: 8 pins sharing with segment driver outputs LCD Controller/Driver — Maximum 16-digit LCD direct drive capability — 32 segment, 4 common pins — Display modes: Static, 1/2 duty (1/2 bias) 1/3 duty (1/2 or 1/3 bias), 1/4 duty (1/3 bias) 8-Bit Basic Timer — Programmable interval timer —.


2005-04-07 : TC35080P    MC846    6N-60    SSI78Q8330    SSI78P7220    SSI78P8060    MP4013    LM204    S2A    S2A   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)