SN74LVC112A

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LVC112A SCAS289M – JANUARY 1993 – REVISED DECEMBER 2014 SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 1 Features 1 Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 4.8 ns at 3.3 V Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 – 3000-V Human-Body Model – 200-V Machine Model – 1500-V Charged-Device Model 2 Applications Servers PCs Notebooks Network switches Toys I/O Expanders Electronic Points of Sale 3 Description This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V VCC operation. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) SSOP (16) 6.50 mm x 5.30 mm TSSOP (16) 5.00 mm x 4.40 mm SN74LVC112A TVSOP (16) SOP (16) 3.60 mm x 4.40 mm 10.20 mm x 5.30 mm SOIC (16) 9.00 mm x 3.90 mm (1) For all available packages, see the orderable addendum at the end of the datasheet. 4 Simplified Schematic Q PRE K CLK Q CLR J 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. SN74LVC112A SCAS289M – JANUARY 1993 – REVISED DECEMBER 2014 ww...