DatasheetsPDF.com

SN74LVTH126 Datasheet

Part Number SN74LVTH126
Manufacturers Texas Instruments
Logo Texas Instruments
Description 3.3-V ABT QUADRUPLE BUS BUFFER
Datasheet SN74LVTH126 DatasheetSN74LVTH126 Datasheet (PDF)

SN54LVTH126, SN74LVTH126 3.3ĆV ABT QUADRUPLE BUS BUFFERS WITH 3ĆSTATE OUTPUTS SCBS746B − JULY 2000 - REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Support Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 1.

  SN74LVTH126   SN74LVTH126






Part Number SN74LVTH125-EP
Manufacturers Texas Instruments
Logo Texas Instruments
Description 3.3-V ABT QUADRUPLE BUS BUFFER
Datasheet SN74LVTH126 DatasheetSN74LVTH125-EP Datasheet (PDF)

D Controlled Baseline − One Assembly/Test Site, One Fabrication Site D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Supports Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C † Component qualification in accordance with JEDEC and industry standards to ensure reliable op.

  SN74LVTH126   SN74LVTH126







Part Number SN74LVTH125
Manufacturers Texas Instruments
Logo Texas Instruments
Description 3.3-V ABT QUADRUPLE BUS BUFFER
Datasheet SN74LVTH126 DatasheetSN74LVTH125 Datasheet (PDF)

SN54LVTH125, SN74LVTH125 3.3ĆV ABT QUADRUPLE BUS BUFFERS WITH 3ĆSTATE OUTPUTS SCBS703I − AUGUST 1997 − REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Support Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceed.

  SN74LVTH126   SN74LVTH126







3.3-V ABT QUADRUPLE BUS BUFFER

SN54LVTH126, SN74LVTH126 3.3ĆV ABT QUADRUPLE BUS BUFFERS WITH 3ĆSTATE OUTPUTS SCBS746B − JULY 2000 - REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Support Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) description/ordering information These bus buffers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. SN54LVTH126 . . . J OR W PACKAGE SN74LVTH126 . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) 1OE 1 1A 2 1Y 3 2OE 4 2A 5 2Y 6 GND 7 14 VCC 13 4OE 12 4A 11 4Y 10 3OE 9 3A 8 3Y SN54LVTH126 . . . FK PACKAGE (TOP VIEW) 1A 1OE NC VCC 4OE 1Y NC 2OE NC 2A 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 9 10 11 12 13 4A NC 4Y NC 3OE 2Y GND NC 3Y 3A The ’LVTH126 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is low. NC − No internal connection Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use o.


2020-12-16 : AIKW20N60CT    AIKP20N60CT    UC3842AN    SZ553Z    ALC5610-GR    ALC5610-GRT    ALC885    SZ554H    SN54LV74A    BLF8G22LS-160BV   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)