DatasheetsPDF.com

SY100EP33V Datasheet

Part Number SY100EP33V
Manufacturers Micrel Semiconductor
Logo Micrel Semiconductor
Description Pecl Divider
Datasheet SY100EP33V DatasheetSY100EP33V Datasheet (PDF)

5V/3.3V 4GHz, ÷ 4 PECL/LVPECL DIVIDER Precision Edge™ SY10EP33V SY100EP33V FINAL FEATURES s Guaranteed maximum frequency >4GHz s 3.3V and 5V power supply options s Guaranteed propagation delay <460ps over temperature s Wide operating temperature range: –40°C to +85°C s Available in 8-pin MSOP and SOIC packages ECL Pro™ DESCRIPTION The SY10/100EP33V is an integrated ÷4 divider. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input condit.

  SY100EP33V   SY100EP33V






Part Number SY100EP33V
Manufacturers Microchip
Logo Microchip
Description ECL/4 Divider
Datasheet SY100EP33V DatasheetSY100EP33V Datasheet (PDF)

SY100EP33V 5V/3.3V, 4 GHz, ECL ÷4 Divider Features • Guaranteed Maximum Frequency > 4 GHz • 3.3V and 5V Power Supply Options • Guaranteed Propagation Delay CLK to Q < 460 ps Over Temperature • Open Input Default State • Wide Operating Temperature Range: –40°C to +85°C • Available in 8-Pin MSOP Package Package Type SY100EP33V 8-Lead MSOP RESET 1 CLK 2 /CLK 3 VBB 4 8 VCC R 7Q ÷2 6 /Q 5 VEE General Description The SY100EP33V is an integrated ÷4 divider with differential clock inputs. The VBB p.

  SY100EP33V   SY100EP33V







Pecl Divider

5V/3.3V 4GHz, ÷ 4 PECL/LVPECL DIVIDER Precision Edge™ SY10EP33V SY100EP33V FINAL FEATURES s Guaranteed maximum frequency >4GHz s 3.3V and 5V power supply options s Guaranteed propagation delay <460ps over temperature s Wide operating temperature range: –40°C to +85°C s Available in 8-pin MSOP and SOIC packages ECL Pro™ DESCRIPTION The SY10/100EP33V is an integrated ÷4 divider. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC-coupled inputs. When used, decouple VBB and VCC via a 0.01µF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBB should be left open. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronous use of multiple EP33s in a system. The 100K Series includes internal temperature compensation circuitry. PIN CONFIGURATION/BLOCK DIAGRAM RESET CLK /CLK VBB 1 R 2 ÷4 3 4 8 7 6 5 VCC Q /Q VEE www.DataSheet4U.com PIN NAMES Pin CLK, /CLK RESET Function ECL Clock Inputs with Internal 75kΩ Pull-Down Resistor, Default State is LOW ECL Asynchronous Reset Reference Voltage Output ECL Data Outputs TOP VIEW (Available in MSOP or SOIC package) VBB Q, /Q TRUTH TABLE(1) CLK X /CLK X RESET Z L Note 1. F = Divide by 4 function Q L F /Q H F Precision Edge .


2007-04-30 : 1N3207    1N3069M    1N3206    2SA1932    3B20    40HF    45LR10    45LR    45L    45LRxx   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)