RISC MICROPROCESSOR. TMPR4955 Datasheet
64-bit RISC MICROPROCESSOR
|Total Page||30 Pages|
TOSHIBA RISC PROCESSOR
(64-bit RISC MICROPROCESSOR)
•The information contained herein is subject to change without notice.
•TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in
general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of
the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure
of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the
most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA
Semiconductor Reliability Handbook
•The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by
TOSHIBA for any infringements of patents or other rights of the third parties, which may result from its use. No license is granted by
implication or otherwise under any patent or patent rights of TOSHIBA or others.
1. GENERAL DESCRIPTION
The TMPR4955/56F is a 64-bit RISC (Reduced Instruction Set Computer) microprocessor that is
a low-cost, low-power microprocessor developed for interactive consumer applications including
set-top terminals, LBP(Laser Beam Printer), and video games.
• True 64-bit microprocessor, with TX49/H core.
• Optimized 5-stage pipeline
• System Address/Data bus
TMPR4955 : 32-bit System Address/Data bus
TMPR4956 : 32-bit or 64-bit System Address/Data bus
• Floating-Point Operation
Single or double-precision floating-point unit ( IEEE Standard 754 exceptions )
• 36-bit physical address space and 64-bit virtual address space.
• On-chip 32-Kbyte Instruction Cache and 32-Kbyte Data Cache.
4-way set associative and Lock function support
• Low power consumption
3.3 /2.5V Dual power supply (I/O:3.3V,Internal:2.5V)
Reduced power mode (Doze/Halt)
• Instruction cache prefetching
• Memory management unit
contains 48-double entry JTLB, 2-entry Instruction TLB, and 4-entry Data TLB
• Software compatibility with all MIPS processors
MIPS I, II, and III Instruction Set Architecture (ISA)
• EJTAG (Enhanced JTAG) debug support
• Package :
TMPR4955 : 160-pin QFP
TMPR4956 : 208-pin QFP
• Maximum operating frequency
@ 2014 :: Datasheetspdf.com ::|