Floating-Point Digital Signal Processor
TMS320C6712, TMS320C6712C FLOATINGĆPOINT DIGITAL SIGNAL PROCESSORS
D Low-Price/High-Performance Floating-Point
Digital ...
Description
TMS320C6712, TMS320C6712C FLOATINGĆPOINT DIGITAL SIGNAL PROCESSORS
D Low-Price/High-Performance Floating-Point
Digital Signal Processors (DSPs): TMS320C67x (TMS320C6712 and C6712C) − Eight 32-Bit Instructions/Cycle − 100-, 150-MHz Clock Rates − 10-, 6.7-ns Instruction Cycle Times − 600, 900 MFLOPS
D Advanced Very Long Instruction Word
(VLIW) C67x DSP Core − Eight Highly Independent Functional
Units: − Four ALUs (Floating- and Fixed-Point) − Two ALUs (Fixed-Point) − Two Multipliers (Floating- and
Fixed-Point) − Load-Store Architecture With 32 32-Bit
General-Purpose Registers − Instruction Packing Reduces Code Size − All Instructions Conditional
D Instruction Set Features
− Hardware Support for IEEE Single-Precision and Double-Precision Instructions
− Byte-Addressable (8-, 16-, 32-Bit Data) − 8-Bit Overflow Protection − Saturation − Bit-Field Extract, Set, Clear − Bit-Counting − Normalization
D L1/L2 Memory Architecture
− 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
− 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
− 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
D Device Configuration
− Boot Mode: 8- and 16-Bit ROM Boot − Endianness: Little Endian (12/12C)
D Enhanced Direct-Memory-Access (EDMA)
Controller (16 Independent Channels)
SPRS148M − AUGUST 2000 − REVISED NOVEMBER 2005
D 16-Bit External Memory Interface (EMIF)
− Glueless Interface to Asynchronous Memories: SRAM and EPROM
− Glueless Interface to Synchronous Memorie...
Similar Datasheet