Digital Media System-on-Chip DMSoC
TMS320DM6446
www.ti.com
SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010
TMS320DM6446 Digital Media System-on-Chip
Ch...
Description
TMS320DM6446
www.ti.com
SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010
TMS320DM6446 Digital Media System-on-Chip
Check for Samples: TMS320DM6446
1 Digital Media System-on-Chip (DMSoC)
1.1 Features
12
High-Performance Digital Media SoC – 513-, 594-, 810-MHz C64x+™ Clock Rates – 256.5-, 297-, 405-MHz ARM926EJ-S™ Clock Rates – Eight 32-Bit C64x+ Instructions/Cycle – 4104, 4752, 6480 C64x+ MIPS – Fully Software-Compatible With C64x / ARM9™ – Extended Temperature Devices Available
Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core – Eight Highly Independent Functional Units Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle – Load-Store Architecture With Non-Aligned Support – 64 32-Bit General-Purpose Registers – Instruction Packing Reduces Code Size – All Instructions Conditional – Additional C64x+™ Enhancements Protected Mode Operation Exceptions Support for Error Detection and Program Redirection Hardware Support for Modulo Loop Operation
C64x+ Instruction Set Features – Byte-Addressable (8-/16-/32-/64-Bit Data) – 8-Bit Overflow Protection – Bit-Field Extract, Set, Clear – Normalization, Saturation, Bit-Counting – Compact 16-Bit Instructions – Additional Instructions to Support Complex Multiplies
C64x+ L1/L2 Memory Architecture – 32K-Byte L...
Similar Datasheet