

Contents

Page	Section	Title
3	1.	Introduction
3	1.1.	Features
6	1.2.	Abbreviations
7	1.3.	Block Diagram
9	2.	Packages and Pins
9	2.1.	Package Outline Dimensions
10	2.2.	Pin Assignment
10	2.3.	Pin Function Description
11	2.4.	External Components
13	3.	Electrical Data
13	3.1.	Absolute Maximum Ratings
14	3.2.	Recommended Operating Conditions
15	3.3.	Characteristics
17	3.4.	Recommended Quartz Crystal Characteristics
19	4.	CPU and Clock System
21	5.	Memory and Special Function ROM (SFR) System
23	6.	Core Logic
23	6.1.	Control Word (CW)
25	7.	Hardware Options
25	7.1.	Functional Description
27	8.	Differences
28	9.	Data Sheet History

1. Introduction

Release Note: Revision bars indicate significant changes to the previous edition.

The chip contains timer/counters, an interrupt controller, a multichannel A/D converter, a stepper motor and LCD driver,

CAN interfaces, PWM outputs and a crystal clock multiplying

This document provides MCM Flash hardware-specific information. General information on operating the IC can be found in the document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS)".

1.1. Features

Table 1-1: CDC32xxG-C Family Feature List

This Device:

Item	CDC3205G- C EMU	CDC3207G- C MCM Flash	CDC3217G- C MCM Flash	CDC3257G- C2 MCM Flash	CDC3272G- C Mask ROM	CDC3231G- C Mask ROM	
Core							
CPU	32-bit ARM7T	DMI™					
CPU-active operation modes	DEEP SLOW,	SLOW, FAST a	and PLL				
Power-saving operation modes (CPU inactive)	IDLE, WAKE	and STANDBY					
CPU clock multiplication	PLL deliverino	g up to 50 MHz					
EMI reduction mode	selectable in I	PLL mode					
Oscillators	4 to 5 MHz qu	artz and 32 kH	z internal RC				
RAM, zero wait state, 32 bit wide	32 Kbyte 16 Kbyte 16 Kbyte					6 Kbyte	
ROM	ROMIess, ext. up to 4 M × 32/ 8 M × 16	512-Kbyte Flash (256 K × 16) top-boot conf.	1024-Kbyte Flash (512 K × 16) top-boot conf.	256-Kbyte Flash (128 K × 16) top-boot conf.	384 Kbyte (96 K × 32/ 192 K × 16)	128 Kbyte (32 K × 32/ 64 K × 16)	
Boot ROM	8 Kbyte (spec	ial function RO	M)				
Digital watchdog	v						
Central clock divider	v						
Interrupt controller expanding IRQ	40 inputs, 16	40 inputs, 16 priority levels					
Port interrupts including slope selection	6 inputs	6 inputs					
Port wake-up inputs including slope/level selection	10 inputs	10 inputs					

Table 1-1: CDC32xxG-C Family Feature List

This Device:

Item	CDC3205G- C EMU	CDC3207G- C MCM Flash	CDC3217G- C MCM Flash	CDC3257G- C2 MCM Flash	CDC3272G- C Mask ROM	CDC3231G- C Mask ROM	
Patch module	10 ROM loca	tions					
Boot system	allows in-syst memory via	tem downloadin ITAG	g of external co	de to Flash	•		
Device lock module	inhibits acces tomer	ss to internal firr	nware, lock can	be set by cus-	•		
Analog							
Reset/Alarm	combined inp	out for regulator	input supervisio	n			
Clock and supply supervision	~						
10-bit ADC, charge balance type	16 channels	(each selectable	as digital input	i)			
ADC reference	VREF pin, P1	I.0 pin, P1.1 pin	or VREFINT in	ternal bandgap	selectable		
Comparators		ith 1/2 AVDD re with internal bar)			
LCD	internal proce	essing of all ana	log voltages for	the LCD driver			
Communication	ation						
DMA	3 DMA chanr and SPI1	-					
UART	2: UART0 an	d UART1				UART0	
Synchronous serial peripheral interfaces	2: SPI0 and S	SPI1, DMA supp	oorted				
Full CAN modules V2.0B each with a 32-object RAM (LCAN000E)	4: CAN0, CA	N1, CAN2 and (CAN3	2: CAN0 and	CAN1	1: CAN0	
DIGITbus	1 master mod	dule				-	
I ² C	2 master mod	dules: I2C0 and	I2C1			I2C0	
Graphics bus interface	8-bit data bus LCD controlle	s, DMA supporte er	ed, e.g., for con	nection of EPSC	ON SED 1560	-	
Input & Output							
Universal ports selectable as 4:1-mux LCD segment/back- plane lines or digital I/O ports	up to 52 I/O o individually o		up to 50 I/O or 46 LCD segment lines (= 184 segments)				
Universal port slew rate	SW-selectabl	е					
Stepper motor control modules with high-current ports	7 modules, 32 dl/dt-controlled ports 22 cc						

Table 1-1: CDC32xxG-C Family Feature List

This Device:

_							
	Item	CDC3205G- C EMU	CDC3207G- C MCM Flash	CDC3217G- C MCM Flash	CDC3257G- C2 MCM Flash	CDC3272G- C Mask ROM	CDC3231G- C Mask ROM
	PWM modules, each configurable as two 8-bit PWMs or one 16-bit PWM	6 modules: P 11	WM0/1, PWM2/	/3, PWM4/5, PV	VM6/7, PWM8/9	and PWM10/	5 modules: PWM0/1, PWM2/3, PWM4/5, PWM6/7, PWM8/9
	Pulse/frequency modulator	2: PFM0 and	PFM1				-
	Audio module with auto-decay	~					
	SW-selectable clock outputs	2					
	Polling/flash timer output	1 high-curren	t port output op	erable in power	-saving operatio	on modes	
	Timers & Counters						
	16-bit free-running counters with capture/compare modules	CCC0 with 4 CCC1 with 2					CCC0 with 4 CAPCOM
	16-bit timers	1: T0					
	8-bit timers	4: T1, T2, T3	and T4				
	Real-time clock, delivering hours, minutes and seconds	V					
	Miscellaneous						
	Scalable layout in CAN, RAM and ROM	-	~				
	Various HW options selectable at random	set by copy fr	om user progra	m storage durin	g system start-	up	
	JTAG interface	allows Flash	programming			~	~
-	On-chip debug aids	Embedded trace mod- ule, JTAG	JTAG				
	Core bond-out	~	-				
-	Supply voltage	3.5 to 5.5 V (I	imited I/O perfo	rmance below 4	1.5 V)		
	Case temperature range	0 °C to +70 °C					
	Package						
	Туре	ceramic plastic 128QFP 257PGA 0.5 mm pitch					
	Bonded pins	256	128	128	128	126	111
L							

 ARM^{\circledR} and $\mathsf{Thumb}^{\circledR}$ are the registered trademarks of ARM Limited. ARM7TDMITM is the trademark of ARM Limited.

1.2. Abbreviations

Analog-to-Digital Converter Audio Module ADC AM Controller Area Network Capture/Compare CAN CAPCOM Capture/Compare Counter CCC Central Processing Unit Direct Memory Access CPU DMA EMI Reduction Mode Embedded Trace Module **ERM ETM** I²C Bus Interface Liquid Crystal Display I2C LCD

P06COMP P0.6 Alarm Comparator
PWM Pulse Width Modulator
SM Stepper Motor Control Module

SPI Serial Synchronous Peripheral Interface T Timer

UART Universal Asynchronous Receiver/Transmitter

WAITCOMP Wait Comparator

1.3. Block Diagram




Fig. 1–1: CDC3207G-C block diagram

2. Packages and Pins

2.1. Package Outline Dimensions




Fig. 2–1: PMQFP128-2: Plastic Metric Quad Flat Package, 128 leads, $14 \times 20 \times 2.7 \text{ mm}^3$ Ordering code: MF

Weight approximately 1.8 g

2.2. Pin Assignment




Fig. 2–2: Pin assignment for PQFP128 package Note 1 denotes pins that will not be available in future 88-pin versions.

Note 2 denotes pins that will not be available in future 104-pin versions.

2.3. Pin Function Description

(differing from document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS))

TEST2

For normal operation with internal code connect TEST2 to System Ground (no internal pull-down).

2.4. External Components




Fig. 2-3: CDC3207G-C: Recommended external supply and quartz connection.

To provide effective decoupling and to improve EMC behavior, the small decoupling capacitors must be located as close to the supply pins as possible. The self-inductance of these capacitors and the parasitic inductance and capacitance of the interconnecting traces determine the self-resonant frequency of the decoupling network. Too low a frequency will reduce decoupling effectiveness, will increase RF emissions and may adversely affect device operation.

XTAL1 and XTAL2 quartz connections are especially sensitive to capacitive coupling from other PC board signals. It is strongly recommended to place quartz and oscillation capacitors as close to the pins as possible and to shield the XTAL1 and XTAL2 traces from other signals by embedding them in a VSS trace.

The RESETQ pin adjacent to XTAL2 should be supplied with a 47 nF capacitor, to prevent fast RESETQ transients from being coupled into XTAL2, to prevent XTAL2 from coupling into RESETQ, and to guarantee a time constant of $\geq\!200~\mu s$ sufficient for proper wake reset functionality.

3. Electrical Data

3.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolute maximum ratings conditions for extended periods will affect device reliability.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolute maximum-rated voltages to this high-impedance circuit.

Table 3–1: All voltages listed are referenced to ground ($UV_{SS} = HV_{SSn} = AV_{SS} = 0 V$), except where noted. All ground pins except VSS must be connected to a low-resistive ground plane close to the IC.

Symbol	Parameter	Pin Name	Min.	Max.	Unit
V _{SUP}	Main supply voltage Analog supply voltage SM supply voltage	UVDD AVDD HVDD0 HVDD3	-0.3	6.0	V
V _{REG}	Flash supply voltage	FVDD	-0.3	4.0	V
	Core supply voltage PLL supply voltage	VDD BVDD	-0.3	3.0	V
I _{SUP}	Core supply current Main supply current	VDD, VSS, UVDD, UVSS	-100	100	mA
	Analog supply current	AVDD, AVSS	-20	20	mA
	SM supply current @T _{CASE} = 105 °C, duty factor = 0.71 ¹⁾	HVDD0 HVDD3 HVSS0 HVSS3	-250	250	mA
	Flash supply current	FVDD, FVSS	-50	50	mA
	PLL supply current	BVDD	-20	20	mA
V _{in}	Input voltage	U ports, XTAL,RESETQ, TEST, TEST2	UV _{SS} - 0.5	UV _{DD} + 0.7	V
		P ports VREF	UV _{SS} - 0.5	AV _{DD} + 0.7	V
		H ports	HV _{SS} - 0.5	HV _{DD} + 0.7	V
I _{in}	Input current	all inputs	0	2	mA
Io	Output current	U ports, RESETQ, WAITH	-5	5	mA
		H ports	-60	60	mA
t _{oshsl}	Duration of short circuit to UVSS or UVDD, Port SLOW mode enabled	U ports, except in DP mode		indefinite	S
T _j	Junction temperature under bias		-45	115	°C
_	Storage temperature		-45	125	°C
T _s	otorago tomporataro				

3.2. Recommended Operating Conditions

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply.

Keep UV_{DD}=AV_{DD} during all power-up and power-down sequences.

Failure to comply with the above recommendations will result in unpredictable behavior of the device and may result in device destruction.

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions" of this specification is not implied, may result in unpredictable behavior of the device and may reduce reliability and lifetime.

Table 3–2: All voltages listed are referenced to ground ($UV_{SS} = HV_{SSn} = AV_{SS} = 0 V$), except where noted. All ground pins except VSS must be connected to a low-resistive ground plane close to the IC.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V _{SUP}	Main supply voltage Analog supply voltage	UVDD = AVDD	3.5	5	5.5	V
HV _{SUP}	SM supply voltage	HVDDn	4.75	5	5.25	V
dV_{DD}	Ripple, peak-to-peak	UVDD AVDD BVDD FVDD VDD			200	mV
dV _{DD} /dt	Supply voltage up/down ramping rate	UVDD AVDD			20	V/µs
f _{XTAL}	XTAL clock frequency	XTAL1	4	4	5	MHz
f _{SYS}	CPU clock frequency, PLL on		For a list o	f available se	ettings see Tab	le 4–1.
f _{BUS}	Program storage clock frequency, PLL on					
V _{il} 1)	Automotive low input voltage	U ports H ports P ports			0.5 × xV _{DD}	V
	CMOS low input voltage	U ports, TEST, TEST2 H ports P ports			0.3 × xV _{DD}	V
V _{ih} 1)	Automotive high input voltage	U ports H ports P ports	0.86 × xV _{DD}			V
	CMOS high input voltage	U ports,TEST, TEST2 H ports P ports	0.7 × xV _{DD}			V
RV _{il}	Reset active input voltage	RESETQ			0.75	V
WRV _{il}	Reset active input voltage during power-saving modes and wake reset	RESETQ			0.4	V
RV _{im}	Reset inactive and alarm active input voltage	RESETQ	1.5		2.3	V

¹⁾ For a list of input types and their supply voltages see Table 2-2 of document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS).

Table 3–2: All voltages listed are referenced to ground ($UV_{SS} = HV_{SSn} = AV_{SS} = 0 V$), except where noted. All ground pins except VSS must be connected to a low-resistive ground plane close to the IC.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
RV _{ih}	Reset inactive and alarm inactive input voltage	RESETQ	3.2			٧
WRV _{ih}	Reset inactive input voltage during power-saving modes and wake reset	RESETQ	UV _{DD} - 0.4 V			٧
V _{REFi}	Ext. ADC reference input voltage	VREF	2.56		AV_DD	٧
PVi	ADC port input voltage referenced to ext. VREF reference	P ports	0		V_{REFi}	V
	ADC port input voltage referenced to int. VREFINT reference		0		V_{REFINT}	

3.3. Characteristics

Listed are only those characteristics that differ from Chapter 3.3 of Document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS). All not differing characteristics, that are not listed here, apply, but in a T_{CASE} temperature range extended to -40 °C to +105 °C.

 $\textbf{Table 3-3:} \quad \text{UV}_{SS} = \text{FV}_{SS} = \text{HV}_{SSn} = \text{AV}_{SS} = 0 \text{ V}, \ 3.5 \text{ V} < \text{AV}_{DD} = \text{UV}_{DD} < 5.5 \text{ V}, \ 4.75 \text{ V} < \text{HV}_{DDn} < 5.25 \text{ V}, \ T_{CASE} = -40 \text{ °C to} + 105 \text{ °C}, \ f_{XTAL} = 5 \text{ MHz}, \text{ external components according to Fig. 2-3 (unless otherwise noted)}.$

	Symbol	Parameter	Pin Na.	Min.	Typ. ¹⁾	Max.	Unit	Test Conditions
	Package							
	R _{thjc}	Thermal resistance from junction to case			9		K/W	measured on Micronas typical 2-layer board, 1s1p, described in docu-
	R _{thja}	Thermal resistance from junction to ambient			31		K/W	ment "Integrated Circuits - Thermal Characteriza- tion of Packages" (6200- 266-1E) (modified JESD-51.3)
•	Supply Cui	rrents (CMOS levels on all inpu	ts, i.e., V _{il} = >	(V _{SS} ± 0.3	V and V _{ih} :	= xV _{DD} ± 0	.3 V, no loa	ads on outputs)
	UI _{DDp}	UVDD PLL mode supply current	UVDD			65 120	mA	f _{SYS} = 24 MHz f _{SYS} = 50 MHz
	UI _{DDprog}	UVDD Flash program sup- ply current	UVDD			45	mA	Flash Write/Erase, all modules off, ²⁾
	UI _{DDf}	UVDD FAST mode supply current	UVDD			18	mA	all modules off, ²⁾
	UI _{DDs}	UVDD SLOW mode supply current	UVDD		see Fig. 3–1	1.4	mA	all modules off, ^{2) 3)}

 $^{^{1)}}$ Typical values describe typical behavior at room temperature (25 $^{\circ}\text{C},$ unless otherwise noted), with typical Recommended Operating Conditions applied, and are not 100% tested.

²⁾ Value may be exceeded with unusual hardware option setting.

³⁾ Measured with external clock. Add typically 120 μA for operation on quartz with SR0.XTAL=0 (Oscillator RUN mode).

 $\textbf{Table 3-3:} \quad \text{UV}_{SS} = \text{FV}_{SS} = \text{HV}_{SSn} = \text{AV}_{SS} = 0 \text{ V}, \ 3.5 \text{ V} < \text{AV}_{DD} = \text{UV}_{DD} < 5.5 \text{ V}, \ 4.75 \text{ V} < \text{HV}_{DDn} < 5.25 \text{ V}, \ T_{CASE} = -40 \text{ °C to} + 105 \text{ °C}, \ f_{XTAL} = 5 \text{ MHz}, \text{ external components according to Fig. 2-3 (unless otherwise noted)}.$

	Symbol	Parameter	Pin Na.	Min.	Typ. ¹⁾	Max.	Unit	Test Conditions
	UI _{DDd}	UVDD DEEP SLOW mode supply current	UVDD		see Fig. 3–1	0.9	mA	all modules off, 3)
	UI _{DDw}	UVDD WAKE mode supply current	UVDD	0	20	50	μΑ	RC and XTAL oscillators off
-	UI _{DDst} UVDD STANDBY mode supply current		UVDD		35	75	μА	RC oscillator on, XTAL off
			UVDD		60	100	μА	XTAL oscillator on, RC off ³⁾
	UI _{DDi}	UVDD IDLE mode supply current	UVDD		50	475	μА	RC oscillator on, XTAL off
					see Fig. 3–1	500	μА	XTAL oscillator on, RC off ³⁾
	Al _{DDa}	AVDD active supply current	AVDD		0.35	0.6	mA	ADC on, PLL off
ı						2	mA	ADC, buffer and PLL on
	Al _{DDq}	Quiescent supply current	AVDD	0	1	10	μА	ADC and PLL off
Ē	HI _{DDq}	Dq		0	1	40	μА	no output activity, SM module off
ľ	Inputs							
	l _i	Input leakage current	TEST2	-1		1	μА	0 < V _i < UV _{DD}

 $^{^{1)}}$ Typical values describe typical behavior at room temperature (25 $^{\circ}\text{C},$ unless otherwise noted), with typical Recommended Operating Conditions applied, and are not 100% tested.

²⁾ Value may be exceeded with unusual hardware option setting.

³⁾ Measured with external clock. Add typically 120 μA for operation on quartz with SR0.XTAL=0 (Oscillator RUN mode).




Fig. 3–1: Typical UI_{DD} characteristics over temperature @ $f_{XTAL} = 4$ MHz, 5 V

3.4. Recommended Quartz Crystal Characteristics

See Chapter 3.4 of document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS).

4. CPU and Clock System

4.1. Recommended Register Settings

Settings for PMF, IOP and WSR differing from those given in Table 4–1 must not be used and may result in undefined behavior. It is required not to operate I/O faster than Flash.

Suppression Strength (SUP) and Clock Tolerance (TOL) may be varied between zero and the values for strong settings according to the rules in Section 4.4.2 of the document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS). The given limits must not be exceeded.

Table 4-1: PLL and ERM modes: Recommended settings and resulting operating frequencies (MHz)

f _{XTAL}	CPU		Flash		I/O		ER	мс.Е	OM =	1			ER	MC.E	OM =	2 or :	3	
							We	ak	Noi	mal	Str	ong	We	ak	Noi	rmal	Str	ong
	f _{SYS}	PLLC. PMF	f _{BUS}	WSR	f _{IO} = f ₀	IOC. IOP	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL	SUP	TOL
4	16	3	8	0x11	8	1	0	8	0	14	0	15	8	4	14	7	22	11
	24	5	8	0x22	8	2	0	12	0	15	0	15	12	6	21	11	31	12
			12	0x11			0	10	0	10	0	10	12	2	21	2	33	2
	32	7	8	0x33	8	3	0	12	0	12	0	12	16	8	28	12	31	12
			10.67	0x22			0	12	0	12	0	12	16	8	19 23 28	9 7 6	19 23 37	9 7 6
	40	9	10	0x33	8	4	0	6	0	6	0	6	21	6	35	6	37	6
	48	11	12	0x33	8	5	0	1	0	1	0	1	25	1	42	1	42	1
5	10	1	10	0x00	10	0	0	5	0	8	0	14	5	3	8	4	14	7
	20	3	10	0x11	10	1	0	10	0	15	0	15	10	5	17	8	28	8
	30	5	10	0x22	10	2	0	14	0	14	0	14	15	8	24 26	12 11	28 30 35	10 9 8
	40	7	10	0x33	10	3	0	6	0	6	0	6	21	6	35	6	37	6
	50	9	12.5	0x33	10	4		set	ERM	C.EO	M=0			set	ERM	C.EO	M=0	

5. Memory and Special Function ROM (SFR) System




Fig. 5-1: Address map. Most common settings

Warning:

Since only a 24-bit address space is supported, do not use addresses outside this range when debugging this device.

6. Core Logic

6.1. Control Word (CW)

A number of important system configuration properties are selectable during device start-up by means of a unique control word (CW).

6.1.1. Reset Active

At the end of the reset period, the device fetches this CW from address locations 0x20 to 0x23 of a source that is determined by the state of pins TEST and TEST2 and flag MFPLR.MFPL, see Table 6–1 for MCM parts, Table 6–2 for ROM parts.

Table 6-1: CW fetch in MCM parts (QFP128)

"Control Word Fetch" desired from	Necessary Reset Co figuration			
	TEST2	TEST	MFPL	
Int. Flash	0	0	х	
Int. Flash	0	1	1	
Ext. via multifunction port			0 ¹⁾	
Int. special-function ROM	1	х	х	
4)	_			

¹⁾ Only available after a non-power-on RESET with MFPL = 0 set before

As Table 6–1 shows, the device disables external access (through the multifunction port) to internal code, as long as MFPLR.MFPL is 1 (= state after UVDD power-up). Setting it to 0 requires internal SW. By this means, an effective device lock mechanism is implemented, which prevents unauthorized access to internal SW.

In ROM parts, flag MFPLR.MFPL is available, but does not lock the multifunction port. Thus Table 6–1 reduces to Table 6–2.

Table 6-2: CW fetch in ROM parts (QFP128)

"Control Word Fetch" desired from	Necessary Reset config. of pins		
	TEST2	TEST	
Internal ROM	0	0	
External via multifunction port	0	1	
Int. special-function ROM	1	х	

6.1.2. Reset Inactive

When exiting Reset, the CW is read and stored in the control register (CR) and the system will start up according to the configuration defined therein.

Normally the CW is fetched from the same memory that the system will start executing code from. Table 6–3 gives fixed CWs for a list of the most commonly used configurations.

Table 6–3: Some common system configurations and the corresponding CW setting

Part	"Program Start" desired from	Additional desired properties	Necessary CW	
Туре			31:16	15:0
MCM	int. 16-bit Flash	-	Don't care	0x7F5F
ROM	int. 16-bit ROM	-	Don't care	0x7F5F

7. Hardware Options

7.1. Functional Description

Hardware options are available in several areas to adapt the IC function to the host system requirements. For details see the document "CDC32xxG-C Automotive Controller - Family User Manual, CDC3205G-C Automotive Controller" (6251-579-1DS).

Setting hardware options is carried out in two steps:

- selection is effected by programming dedicated address locations in the HW options field with the desired options' code
- 2. activation is effected by copying the HW options field to the corresponding HW options' registers at least once after each reset.

In EMU and MCM devices, all hardware options are soft-ware-progammable.

In mask ROM derivatives, the clock options and the watchdog, clock and supply monitors are hard-wired, according to the HW options field of the ROM code hex file. Those options can only be altered by changing a production mask.

To ensure compatible option settings in this IC and mask ROM derivatives when run with the same ROM code, it is mandatory to always write the HW options field to the HW option registers directly after reset.

8. Differences

This chapter describes differences between this document and predecessor document: "CDC3207G-C Automotive Controller Specification" (6251-589-1PD).

Section	Description
1. Introduction	Table 1-1: devices added
2. Pins	Figure 2-3 changed.
3. Electrical Characteristics	Characteristics: Values changed: R _{thjc} , R _{thja} , UI _{DDp} , UI _{DDf} , UI _{DDi} , AI _{DDa}
4. CPU and Clock System	Table 4-1: entry for f _{XTAL} = 4 MHz, f _{SYS} = 8 MHz deleted Table 4-2: deleted
5. Memory and Special Function ROM System	Figure 5-1: Flash upper hex address corrected Precaution added

9. Data Sheet History

1. Advance Information: "CDC3207G-C V1.0 Automotive Controller Specification", Feb. 21, 2002, 6251-589-1AI.

First release of the advance information.

Originally created for HW version CDC3207G-C1.

2. Advance Information: "CDC3207G-C V2.0 Automotive Controller Specification", June 6, 2002, 6251-589-2AI.

Second release of the advance information. Originally created for HW version CDC3207G-C2.

3. Advance Information: "CDC3207G-C Automotive Controller Specification", April 15, 2003, 6251-589-3AI.
Third release of the advance information.

Originally created for HW version CDC3207G-C3.

4. Preliminary Data Sheet: "CDC3207G-C Automotive

Controller Specification", June 12, 2003, 6251-589-1PD.
First release of the preliminary data sheet.
Originally created for HW version CDC3207G-C3.

5. Data Sheet: "CDC3207G-C3 Automotive Controller Specification", Feb. 10, 2005,6251-589-1DS.First release of the data sheet.Originally created for HW version CDC3207G-C3.

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840
D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com

Printed in Germany Order No. 6251-589-1DS

Internet: www.micronas.com

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.