## 14-Stage Binary Ripple Counter With Oscillator High-Performance Silicon-Gate CMOS

The MC54/74C4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 14 master-slave flip-flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip-flop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negative-going edge of the Osc In. The active-high Reset is asynchronous and disables the oscillator to allow very low power consumption during stand-by operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: $1 \mu \mathrm{~A}$
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates


## LOGIC DIAGRAM



## MC54/74HC4060A

| J SUFFIX CERAMIC PACKAGE CASE 620-10 |  |
| :---: | :---: |
|  | N SUFFIX <br> PLASTIC PACKAGE CASE 648-08 |
| $16$ <br> 1 | D SUFFIX SOIC PACKAGE CASE 751B-05 |
| 16T TSS | T SUFFIX <br> PP PACKAGE <br> E 748C-03 |
| ORDERING INFORMATION |  |
| MC54HCXXXXAJ Ceramic |  |
| MC74HCXXXXAN Plastic |  |
| MC74HCXXXXAD SOIC |  |
| MC74HCXXXXADT TSSOP |  |

FUNCTION TABLE

| Clock | Reset | Output State |
| :---: | :---: | :---: |
| $\sim$ | L | No Charge |
| $\sim$ | L | Advance to Next State |
| X | H | All Outputs Are Low |

Pinout: 16-Lead Plastic Package (Top View)


MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {in }}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| 1 in | DC Input Current, per Pin | $\pm 20$ | mA |
| Iout | DC Output Current, per Pin | $\pm 25$ | mA |
| ICC | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| PD | Power Dissipation in Still Air, Plastic or Ceramic DIP $\dagger$ SOIC Package $\dagger$ TSSOP Package $\dagger$ | $\begin{aligned} & 750 \\ & 500 \\ & 450 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to + 150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package Ceramic DIP | $\begin{aligned} & 260 \\ & 300 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.
$\dagger$ Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
Ceramic DIP: $-10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $100^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: - $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) |  | 2.5* | 6.0 | V |
| $V_{\text {in }}, \mathrm{V}_{\text {out }}$ | DC Input Voltage, Output Voltage (Referenced to GND) |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, All Package Types |  | -55 | + 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{tf}^{\text {f }}$ | Input Rise/Fall Time (Figure 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 1000 \\ 500 \\ 400 \end{gathered}$ | ns |

*The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0 V by driving Pin 11 with an external clock source.

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{v}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage | $\begin{aligned} & \hline \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left.\right\|_{l_{\text {out }}} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.10 \\ & 3.15 \\ & 4.20 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ \mid \mathrm{l}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{array} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & \hline 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | $\begin{aligned} & \hline 0.50 \\ & 0.90 \\ & 1.35 \\ & 1.80 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage (Q4-Q10, Q12-Q14) | $\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}$ <br> $\mid l_{\text {out }} \leq 20 \mu \mathrm{~A}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \\ & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \\ & \hline 2.48 \\ & 3.98 \\ & 5.48 \end{aligned}$ | 1.8 <br> 1.9 <br> 4.4 <br> 5.9 <br> 2.34 <br> 3.84 <br> 5.34 | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \\ & \hline 2.20 \\ & 3.70 \\ & 5.20 \end{aligned}$ | V |

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathbf{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| VOL | Maximum Low-Level Output Voltage (Q4-Q10, Q12-Q14) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \\ & \mid l_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{array}{\|ll} \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} & \\|_{\text {out }} \leq 2.4 \mathrm{~mA} \\ & \mid \\|_{\text {out }} \leq 4.0 \mathrm{~mA} \\ & \left\|l_{\text {out }}\right\| \leq 5.2 \mathrm{~mA} \end{array}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0.33 \\ & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage (Osc Out 1, Osc Out 2) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \mid \mathrm{l}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | V |
|  |  | $\begin{array}{ll} \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} & \left\|{ }^{\text {out }}\right\| \leq 0.7 \mathrm{~mA} \\ & \\|_{\text {out }} \leq 1.0 \mathrm{~mA} \\ & \\|_{\text {out }} \mid \leq 1.3 \mathrm{~mA} \end{array}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.48 \\ & 3.98 \\ & 5.48 \end{aligned}$ | $\begin{aligned} & 2.34 \\ & 3.84 \\ & 5.34 \end{aligned}$ | $\begin{aligned} & 2.20 \\ & 3.70 \\ & 5.20 \end{aligned}$ |  |
| V OL | Maximum Low-Level Output Voltage (Osc Out 1, Osc Out 2) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \mid l_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{array}{\|ll} \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} & \left\|\left.\right\|_{\text {out }} \leq 0.7 \mathrm{~mA}\right. \\ & \\|_{\text {out }} \leq 1.0 \mathrm{~mA} \\ & \\|_{\text {out }} \mid \leq 1.3 \mathrm{~mA} \end{array}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & \hline 0.33 \\ & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ |  |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current | $V_{\text {in }}=V_{\text {CC }}$ or GND | 6.0 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Maximum Quiescent Supply Current (per Package) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{l}_{\text {out }}=0 \mu \mathrm{~A} \end{aligned}$ | 6.0 | 4 | 40 | 160 | $\mu \mathrm{A}$ |

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).
AC CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}\right)$

| Symbol | Parameter | $\mathrm{v}_{\mathrm{V}} \mathrm{C}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $f_{\text {max }}$ | Maximum Clock Frequency (50\% Duty Cycle) (Figures 1 and 4) | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 6.0 \\ & 10 \\ & 30 \\ & 50 \end{aligned}$ | $\begin{aligned} & \hline 9.0 \\ & 14 \\ & 28 \\ & 45 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 12 \\ & 25 \\ & 40 \end{aligned}$ | MHz |
| $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum Propagation Delay, Osc In to Q4* (Figures 1 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 300 \\ 180 \\ 60 \\ 51 \end{gathered}$ | $\begin{gathered} 375 \\ 200 \\ 75 \\ 64 \end{gathered}$ | $\begin{gathered} 450 \\ 250 \\ 90 \\ 75 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum Propagation Delay, Osc In to Q14* (Figures 1 and 4) | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 500 \\ & 350 \\ & 250 \\ & 200 \end{aligned}$ | $\begin{aligned} & 750 \\ & 450 \\ & 275 \\ & 220 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 600 \\ & 300 \\ & 250 \end{aligned}$ | ns |
| tPHL | Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 195 \\ & 75 \\ & 39 \\ & 33 \end{aligned}$ | $\begin{gathered} 245 \\ 100 \\ 49 \\ 42 \end{gathered}$ | $\begin{gathered} 300 \\ 125 \\ 61 \\ 53 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum Propagation Delay, Qn to Qn+1 (Figures 3 and 4) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 75 \\ & 19 \\ & 16 \end{aligned}$ | $\begin{gathered} 125 \\ 95 \\ 24 \\ 20 \end{gathered}$ | ns |

AC CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}\right)$ - continued

| Symbol | Parameter | $\mathrm{V}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85{ }^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{t} \mathrm{tLH},$$\mathrm{t}_{\mathrm{THL}}$ | Maximum Output Transition Time, Any Output | 2.0 | 75 | 95 | 110 | ns |
|  | (Figures 1 and 4) | 3.0 | 27 | 32 | 36 |  |
|  |  | 4.5 | 15 | 19 | 22 |  |
|  |  | 6.0 | 13 | 16 | 19 |  |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance |  | 10 | 10 | 10 | pF |

NOTE: For propagation delays with loads other than 50 pF , and information on typical parametric values, see Chapter 2 of the Motorola HighSpeed CMOS Data Book (DL129/D).

* For $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}: \mathrm{tp}=[93.7+59.3(\mathrm{n}-1)] \mathrm{ns} & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}: \mathrm{tp}=[30.25+14.6(\mathrm{n}-1)] \mathrm{ns} \\
\mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}: \mathrm{tp}=[61.5+34.4(\mathrm{n}-1)] \mathrm{ns} & \mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}: \mathrm{tp}=[24.4+12(\mathrm{n}-1)] \mathrm{ns}
\end{array}
$$

|  |  | Typical @ $\mathbf{2 5}{ }^{\circ} \mathbf{C}, \mathbf{V} \mathbf{C C}=\mathbf{5 . 0} \mathbf{V}$ |  |
| :--- | :--- | :---: | :---: |
| CPD | Power Dissipation Capacitance (Per Package)* | 35 | pF |

* Used to determine the no-load dynamic power consumption: $P_{D}=C_{P D} V_{C C}{ }^{2 f}+I_{C C} V_{C C}$. For load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ )

| Symbol | Parameter | $\mathrm{v}_{\mathrm{V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $t_{\text {rec }}$ | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 75 \\ & 20 \\ & 17 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & 25 \\ & 21 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \\ & 30 \\ & 25 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {w }}$ | Minimum Pulse Width, Clock (Figure 1) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 27 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 32 \\ & 19 \\ & 16 \end{aligned}$ | $\begin{gathered} \hline 110 \\ 36 \\ 23 \\ 19 \end{gathered}$ | ns |
| $t_{w}$ | Minimum Pulse Width, Reset (Figure 2) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 27 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 32 \\ & 19 \\ & 16 \end{aligned}$ | $\begin{gathered} \hline 110 \\ 36 \\ 23 \\ 19 \end{gathered}$ | ns |
| $t_{r}, t_{f}$ | Maximum Input Rise and Fall Times (Figure 1) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 1000 \\ 800 \\ 500 \\ 400 \end{gathered}$ | $\begin{gathered} \hline 1000 \\ 800 \\ 500 \\ 400 \end{gathered}$ | $\begin{gathered} \hline 1000 \\ 800 \\ 500 \\ 400 \end{gathered}$ | ns |

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

## PIN DESCRIPTIONS

## INPUTS

## Osc $\ln$ (Pin 11)

Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

## Reset (Pin 12)

Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

## OUTPUTS

## Q4—Q10, Q12-Q14 (Pins 7, 5, 4, 6, 13, 15, 1, 2, 3)

Active-high outputs. Each Qn output divides the Clock input frequency by 2 N . The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

## Osc Out 1, Osc Out 2 (Pins 9, 10)

Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator (See NO TAG and NO TAG). When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6, Osc Out 2 must be left open circuited.

SWITCHING WAVEFORMS


Figure 1.


Figure 3.


Figure 2.

*Includes all probe and jig capacitance
Figure 4. Test Circuit


Figure 5. Expanded Logic Diagram


Figure 6. Oscillator Circuit Using RC Configuration


Figure 7. Pierce Crystal Oscillator Circuit

TABLE 1. CRYSTAL OSCILLATOR AMPLIFIER SPECIFICATIONS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$; Input $=$ Pin 11 , Output $\left.=\operatorname{Pin} 10\right)$

| Type |  | Positive Reactance (Pierce) |
| :---: | :---: | :---: |
| Input Resistance, $\mathrm{R}_{\text {in }}$ |  | $60 \mathrm{M} \Omega$ Minimum |
| Output Impedance, $\mathrm{Z}_{\text {out }}$ (4.5V Supply) |  | $200 \Omega$ (See Text) |
| Input Capacitance, $\mathrm{C}_{\text {in }}$ |  | 5pF Typical |
| Output Capacitance, Cout |  | 7pF Typical |
| Series Capacitance, $\mathrm{C}_{\mathrm{a}}$ |  | 5pF Typical |
| Open Loop Voltage Gain with Output at Full Swing, $\alpha$ | 3Vdc Supply 4Vdc Supply 5Vdc Supply 6Vdc Supply | 5.0 Expected Minimum 4.0 Expected Minimum 3.3 Expected Minimum 3.1 Expected Minimum |

## PIERCE CRYSTAL OSCILLATOR DESIGN



Value are supplied by crystal manufacturer (parallel resonant crystal).
Figure 8. Equivalent Crystal Networks


NOTE: $\mathrm{C}=\mathrm{C1}+\mathrm{C}_{\text {in }}$ and $\mathrm{R}=\mathrm{R} 1+\mathrm{R}_{\text {out }} . \mathrm{C}_{0}$ is considered as part of the load. $C_{a}$ and $R_{f}$ typically have minimal effect below 2 MHz .

Figure 9. Series Equivalent Crystal Load


Values are listed in Table 1.
Figure 10. Parasitic Capacitances of the Amplifier

## DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2 MHz where Z is a resistor R 1 . Above 2 MHz , additional impedance elements should be considered: $C_{o u t}$ and $C_{a}$ of the amp, feedback resistor $R_{f}$, and amplifier phase shift error from $180^{\circ} \mathrm{C}$.

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$
Z_{e}=\frac{-j X_{C_{0}}\left(R_{s}+j X_{L_{s}}-j X_{C_{S}}\right)}{-j X_{C_{0}}+R_{S}+j X_{L_{s}}-j X_{C_{s}}}=R_{e}+j X_{e}
$$

Reactance $j X_{e}$ should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum $R_{S}$ for the crystal should be used in the equation.

Step 2: Determine $\beta$, the attenuation, of the feedback network. For a closed-loop gain of $2, A_{v} \beta=2, \beta=2 / A_{V}$ where $A_{V}$ is the gain of the HC4060A amplifier.

Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32 pF at the required frequency.

Step 4: Determine the required $Q$ of the system, and calculate Rload, For example, a manufacturer specifies a crystal $Q$ of 100,000 . In-circuit $Q$ is arbitrarily set at $20 \%$ below crystal $Q$ or 80,000 . Then $R_{\text {load }}=\left(2 \pi f_{0} L_{S} / Q\right)-R_{S}$ where $L_{S}$ and $R_{S}$ are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$
\begin{align*}
& \left.\beta=\frac{X_{C} \cdot X_{C 2}}{R \cdot R_{e}+X_{C 2}\left(X_{e}-X_{C}\right)} \text { (with feedback phase shift }=180^{\circ}\right)  \tag{Eq1}\\
& \left.X_{e}=X_{C 2}+X_{C}+\frac{R_{e} X_{C 2}}{R}=X_{C l o a d} \quad \text { (where the loading capacitor is an external load, not including } C_{0}\right)  \tag{Eq2}\\
& R_{\text {load }}=\frac{R X_{C_{0}} X_{C 2}\left[\left(X_{C}+X_{C 2}\right)\left(X_{C}+X_{C}\right)-X_{C}\left(X_{C}+X_{C}+X_{C 2}\right)\right]}{X^{2}{ }_{C 2}\left(X_{C}+X_{C}\right)^{2}+R^{2}\left(X_{C}+X_{C_{0}}+X_{C 2}\right)^{2}} \tag{Eq3}
\end{align*}
$$

Here $R=R_{\text {out }}+R 1$. $R_{\text {out }}$ is amp output resistance, $R 1$ is $Z$. The $C$ corresponding to $X_{C}$ is given by $C=C 1+C_{i n}$.
Alternately, pick a value for R1 (i.e, let R1 = RS). Solve Equations 1 and 2 for C 1 and C 2 . Use Equation 3 and the fact that $\mathrm{Q}=$ $2 \pi f_{0} L_{S} /\left(R_{S}+R_{\text {load }}\right)$ to find in-circuit $Q$. If $Q$ is not satisfactory pick another value for $R 1$ and repeat the procedure.

## CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

## SELECTING $\mathbf{R}_{\mathbf{f}}$

The feedback resistor, $R_{f}$, typically ranges up to $20 \mathrm{M} \Omega$. $R_{f}$ determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as
the first overtone. $R_{f}$ must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

## ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.
Technical Note TN-7, Statek Corp.
D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.
D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

## ALSO RECOMMENDED FOR READING:

E. Hafner, "The Piezoelectric Crystal Unit-Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.
D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.
P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.


Figure 11. Timing Diagram

## OUTLINE DIMENSIONS



## OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $\boldsymbol{\Delta}$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## How to reach us:

USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com-TOUCHTONE (602) 244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

