The CY7C130/CY7C131/CY7C140 and CY7C141 are high-speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C130/ CY7C131 can be utilized as either a standalone 8-bit dual-port static RAM or as a master dual-port RAM in conjunctio.
• True Dual-Ported memory cells which allow simultaneous reads of the same memory location
• 1K x 8 organization
• 0.65-micron CMOS for optimum speed/power
• High-speed access: 15 ns
• Low operating power: ICC = 90 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• Master CY7C130/CY7C131 easily expands data bus width to 16 or more bits using slave CY7C140/CY7C141
• BUSY output flag on CY7C130/CY7C131; BUSY input on CY7C140/CY7C141
• INT flag for port-to-port communication
• Available in 48-pin DIP (CY7C130/140), 52-pin PLCC and 52-pin TQFP
• Pin-compatible and functionally equiv.
Similar Product
No. | Part # | Manufacture | Description | Datasheet |
---|---|---|---|---|
1 | CY7C140 |
Cypress Semiconductor |
1K x 8 Dual-Port Static RAM | |
2 | CY7C141 |
Cypress Semiconductor |
1K x 8 Dual-Port Static RAM | |
3 | CY7C1410AV18 |
Cypress Semiconductor |
(CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture | |
4 | CY7C1410JV18 |
Cypress Semiconductor |
(CY7C14xxJV18) SRAM 2-Word Burst Architecture | |
5 | CY7C1410V18 |
Cypress Semiconductor |
(CY7C14xxV18) SRAM 2-Word Burst Architecture |