DatasheetsPDF.com

PI6LC48P0301

Pericom Semiconductor

3-Output LVPECL Networking Clock Generator

PI6LC48P0301 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable ...


Pericom Semiconductor

PI6LC48P0301

File Download Download PI6LC48P0301 Datasheet


Description
PI6LC48P0301 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz, 625MHz ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz – 20MHz): 0.16ps (typical) ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz – 20MHz): 0.32ps (typical) ÎÎFull 3.3V or 2.5V supply modes ÎÎCommercial and industrial ambient operating temperature ÎÎAvailable in lead-free package: 24-TSSOP Description The PI6LC48P0301 is a 3-output LVPECL synthesizer optimized to generate Ethernet reference clock frequencies and is a member of Pericom’s HiFlex family of high performance clock solutions. Using a 19.53125MHz or 25MHz crystal, the most popular Ethernet frequencies can be generated based on the settings of 4 frequency select pins. The PI6LC48P0301 uses Pericom’s proprietary low phase noise PLL technology to achieve ultra low phase jitter, so it is ideal for Ethernet interface in all kind of systems. Applications ÎÎNetworking systems Block Diagram XTAL_IN XTAL_OUT Ref_IN IN_SEL# FBN M_reset OSC PFD VCO NA_SEL[0:1] /A /B M PLL_ByPass# NB_SEL[0:1] OEA OEB CLKA CLKA# CLKB0 CLKB0# CLKB1 CLKB1# 13-0116 1 www.pericom.com PI6LC48P0301 Rev. A 07/30/13 Pin Configuration NB_SEL0 PLL_ByPass# M_reset VDDOA CLKA CLKA# OEB OEA FBN VDDA VDD NA_SEL0 1 2 3 4 5 6 7 8 9 10 11 12 24 NB_SEL1 ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)