Termination Regulator. SC2598 Datasheet
Input to linear regulator (VIN): 1.0V to 3.6V
Output (VTT): 0.5V to 1.8V
Bias Voltage (VDD): 2.35V to 3.6V
Up to 3A sink or source from VTT for DDR through
+ 1% over temperature (with respect to VDDQ/2, in-
cluding internal resistor divider variation) VREF and
Logic-level enable input
Built in soft-start
Thermal shutdown with auto-restart
Over current protection
Minimal output capacitance
DDR Memory Termination
Low Voltage DDR
The SC2598 is designed to meet the latest JEDEC specifi-
cation for low power DDR3 and DDR4, while also support-
ing DDR and DDR2. The SC2598 regulates up to + 3A for
VTT and up to + 40mA for VREF.
The SC2598 also provides an accuracy of +1% over tem-
perature (which takes into account the internal resistor
divider) for VREF and VTT for the memory controller and
SC2598 protection features include thermal shutdown
with auto-restart for VTT and over-current limit for both
VTT and VREF.
Under-Voltage-Lock-Out circuits are included to ensure
that the output is off when the bias voltage falls below its
threshold, and that the part behaves elegantly in power-
up or power-down.
The low external parts count combined with industry
leading specifications make SC2598 an attractive solution
for DDR through DDR4 termination.
Typical Application Circuit
2 x 1 0μF
C VREF (1)
0 .1 μF
(1) This component is optional.
© 2015 Semtech Corporation
3 x1 0 μF
T herm al
3 PAD 6
(1) Available in tape and reel only. A reel contains 2500 devices.
(2) Lead-free packaging only. Device is WEEE and RoHS compliant
yyww = Date Code
xxxxx = Semtech Lot Number