DatasheetsPDF.com

AUDIO PROCESSOR. VS8053b Datasheet

DatasheetsPDF.com

AUDIO PROCESSOR. VS8053b Datasheet






VS8053b PROCESSOR. Datasheet pdf. Equivalent




VS8053b PROCESSOR. Datasheet pdf. Equivalent





Part

VS8053b

Description

AUDIO PROCESSOR



Feature


VS8053b Datasheet VS8053b - AUDIO PROCE SSOR WITH Ogg Vorbis / FLAC / WAV SUPPO RT Features Description • Laser-fu sed version of VS1053b • Decodes Ogg Vorbis; FLAC with software plugin; WAV (PCM + IMA ADPCM) • Encodes Ogg Vorbi s w/ software plugin • Encodes stereo IMA ADPCM / PCM • Streaming support for WAV • Unique serial number for us er code protection • EarSpeake.
Manufacture

VLSI

Datasheet
Download VS8053b Datasheet


VLSI VS8053b

VS8053b; r Spatial Processing VS8053b is an audi o processor with a high performance ste reo ADC and DAC. Each device has a fact ory-programmable unique chip ID that pr ovides a basis for digital rights manag ement or unit identification features. VS8053b supports audio formats that do not require a license (Ogg Vorbis, PCM , IMA-ADPCM, FLAC). By using the Ogg Vo rbis encoder plugin .


VLSI VS8053b

the device can be used to build a high p erformance and low cost digital audio e ncoderdecoder link. • Bass and trebl e controls • Operates with a single 1 2..13 MHz clock • Can also be used wi th a 24..26 MHz clock • Internal PLL clock multiplier • Low-power operatio n • High-quality on-chip stereo DAC w ith no phase error between channels • Zero-cross detection for smooth.


VLSI VS8053b

volume change • Stereo earphone drive r capable of driv- ing a 30 Ω load V S8053b contains a high-performance, pro prietary low-power DSP processor core V S_DSP4, 16 KiB instruction RAM and 16 K iB data RAM for user applications runni ng simultaneously with built-in decoder s, serial control and input data interf aces, up to 8 general purpose I/O pins, an UART, as well as a.

Part

VS8053b

Description

AUDIO PROCESSOR



Feature


VS8053b Datasheet VS8053b - AUDIO PROCE SSOR WITH Ogg Vorbis / FLAC / WAV SUPPO RT Features Description • Laser-fu sed version of VS1053b • Decodes Ogg Vorbis; FLAC with software plugin; WAV (PCM + IMA ADPCM) • Encodes Ogg Vorbi s w/ software plugin • Encodes stereo IMA ADPCM / PCM • Streaming support for WAV • Unique serial number for us er code protection • EarSpeake.
Manufacture

VLSI

Datasheet
Download VS8053b Datasheet




 VS8053b
VS8053b Datasheet
VS8053b - AUDIO PROCESSOR WITH
Ogg Vorbis / FLAC / WAV SUPPORT
Features
Description
Laser-fused version of VS1053b
Decodes
Ogg Vorbis;
FLAC with software plugin;
WAV (PCM + IMA ADPCM)
Encodes Ogg Vorbis w/ software plugin
Encodes stereo IMA ADPCM / PCM
Streaming support for WAV
Unique serial number for user code pro-
tection
EarSpeaker Spatial Processing
VS8053b is an audio processor with a high
performance stereo ADC and DAC. Each de-
vice has a factory-programmable unique chip
ID that provides a basis for digital rights man-
agement or unit identification features. VS8053b
supports audio formats that do not require
a license (Ogg Vorbis, PCM, IMA-ADPCM,
FLAC). By using the Ogg Vorbis encoder plu-
gin the device can be used to build a high per-
formance and low cost digital audio encoder-
decoder link.
Bass and treble controls
Operates with a single 12..13 MHz clock
Can also be used with a 24..26 MHz clock
Internal PLL clock multiplier
Low-power operation
High-quality on-chip stereo DAC with no
phase error between channels
Zero-cross detection for smooth volume
change
Stereo earphone driver capable of driv-
ing a 30 load
VS8053b contains a high-performance, pro-
prietary low-power DSP processor core VS_DSP4,
16 KiB instruction RAM and 16 KiB data RAM
for user applications running simultaneously
with built-in decoders, serial control and in-
put data interfaces, up to 8 general purpose
I/O pins, an UART, as well as a high-quality
variable-sample-rate stereo ADC (mic, line,
line + mic or 2×line) and stereo DAC, fol-
lowed by an earphone amplifier and a com-
mon voltage buffer.
Quiet power-on and power-off
VS8053b receives its input bitstream through
I2S output interface for external DAC
a serial input bus, which it listens to as a sys-
Separate voltages for analog, digital, I/O tem slave. The input stream is processed
On-chip RAM for user code and data
Serial control and data interfaces
Can be used as a slave co-processor
SPI flash boot for special applications
and passed through a asynchronous sample
rate converter and digital volume control to
an 18-bit oversampling, multi-bit, sigma-delta
DAC.
I2S
UART for debugging purposes
RCAP
New functions may be added with soft- LINE1
ware and up to 8 GPIO pins
LINE2/
MICP
Lead-free RoHS-compliant package MICN
DREQ
SO
SI
SCLK
XCS
XDCS
MUX
MIC
amplifier
Serial
Data/
Conrol
Interface
Stereo
ADC
Stereo
DAC
VSDSP4
Processor
Stereo Earphone
Driver
X ROM
X RAM
Y ROM
LEFT
GBUF
RIGHT
TX
RX
OSCI
OSCO
XRESET
TEST
UART
Clock
Instruction
ROM
Instruction
RAM
Y RAM
8
GPIO
GPIO
Version: 1.31, 2017-11-17
1




 VS8053b
VS8053b Datasheet
CONTENTS
Contents
VS8053
1
Table of Contents
2
List of Figures
5
1 Licenses
6
2 Disclaimer
6
3 Definitions
6
4 Characteristics & Specifications
7
4.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4.2 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . 7
4.3 Analog Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4.4 Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.5 Digital Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.6 Switching Characteristics - Boot Initialization . . . . . . . . . . . . . . . . . . . . 10
5 Packages and Pin Descriptions
11
5.1 Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
5.1.1 LQFP-48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6 Connection Diagram, LQFP-48
14
7 SPI Buses
16
7.1 SPI Bus Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
7.1.1 VS10xx Native Modes (New Mode, recommended) . . . . . . . . . . 16
7.1.2 VS1001 Compatibility Mode (deprecated, do not use in new designs) 16
7.2 Data Request Pin DREQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
7.3 Serial Protocol for Serial Data Interface (SPI / SDI) . . . . . . . . . . . . . . . . 18
7.3.1 SDI in VS10xx Native Modes (New Mode, recommended) . . . . . . 18
7.3.2 SDI Timing Diagram in VS10xx Native Modes (New Mode) . . . . . . 19
7.3.3 SDI in VS1001 Compatibility Mode (deprecated, do not use in new
designs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
7.3.4 Passive SDI Mode (deprecated, do not use in new designs) . . . . . 20
7.4 Serial Protocol for Serial Command Interface (SPI / SCI) . . . . . . . . . . . . . 21
7.4.1 SCI Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
7.4.2 SCI Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
7.4.3 SCI Multiple Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
7.4.4 SCI Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
7.5 SPI Examples with SM_SDINEW and SM_SDISHARED set . . . . . . . . . . . 24
7.5.1 Two SCI Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
7.5.2 Two SDI Bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
7.5.3 SCI Operation in Middle of Two SDI Bytes . . . . . . . . . . . . . . . 25
8 Supported Audio Decoder Formats
26
8.1 Supported Ogg Vorbis Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
8.2 Supported FLAC Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Version: 1.31, 2017-11-17
2




 VS8053b
VS8053b Datasheet
CONTENTS
8.3 Supported RIFF WAV Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9 Functional Description
28
9.1 Main Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
9.2 Data Flow of VS8053b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
9.3 EarSpeaker Spatial Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9.4 Serial Data Interface (SDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
9.5 Serial Control Interface (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
9.6 SCI Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
9.6.1 SCI_MODE (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
9.6.2 SCI_STATUS (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
9.6.3 SCI_BASS (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
9.6.4 SCI_CLOCKF (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9.6.5 SCI_DECODE_TIME (RW) . . . . . . . . . . . . . . . . . . . . . . . 38
9.6.6 SCI_AUDATA (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.6.7 SCI_WRAM (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.6.8 SCI_WRAMADDR (W) . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.6.9 SCI_HDAT0 and SCI_HDAT1 (R) . . . . . . . . . . . . . . . . . . . . 39
9.6.10 SCI_AIADDR (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.6.11 SCI_VOL (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.6.12 SCI_AICTRL[x] (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
10 Operation
41
10.1 Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
10.2 Hardware Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
10.3 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
10.4 Low Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
10.5 Play and Decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
10.5.1 Playing a Whole File . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
10.5.2 Cancelling Playback . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
10.5.3 Fast Play . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
10.5.4 Fast Forward and Rewind without Audio . . . . . . . . . . . . . . . . 44
10.5.5 Maintaining Correct Decode Time . . . . . . . . . . . . . . . . . . . . 44
10.6 Feeding PCM Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
10.7 Ogg Vorbis Recording . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
10.8 PCM / ADPCM Recording . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
10.8.1 Activating PCM / ADPCM Recording Mode . . . . . . . . . . . . . . . 46
10.8.2 Reading PCM / IMA ADPCM Data . . . . . . . . . . . . . . . . . . . . 47
10.8.3 Adding a PCM RIFF Header . . . . . . . . . . . . . . . . . . . . . . . 48
10.8.4 Adding an IMA ADPCM RIFF Header . . . . . . . . . . . . . . . . . . 49
10.8.5 Playing ADPCM Data . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
10.8.6 Sample Rate Considerations . . . . . . . . . . . . . . . . . . . . . . . 50
10.8.7 Record Monitoring Volume . . . . . . . . . . . . . . . . . . . . . . . . 51
10.9 SPI Boot . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
10.10 Extra Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
10.10.1 Common Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
10.10.2 Ogg Vorbis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
10.11 SDI Tests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
10.11.1 Old Sine Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
10.11.2 New Sine and Sweep Tests . . . . . . . . . . . . . . . . . . . . . . . 57
10.11.3 Pin Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Version: 1.31, 2017-11-17
3



Recommended third-party VS8053b Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)